Conditional bypass of error correction for dual memory access ti

Details Conditional bypass of error correction for dual memory access ti Conditional bypass of error correction for dual memory access ti

1977-07-18

1978-09-05

Thomas, James D.

Boots, shoes, and leggings

235312, G06F 1110, G06F 1300, G06F 1100, G06F 104

Patent

active

041125029

ABSTRACT:
A method of and an apparatus for conditionally bypassing the error correction function of a large scale integrated (LSI) semiconductor random access memory (RAM) is disclosed. A content addressable memory (CAM) is utilized to store the addresses of the addressable locations in the RAM in which an error was previously detected, and on each memory reference both the CAM and the RAM are simultaneously referenced by the same address. Upon a memory reference, the read data from, i.e., the date read out of, the RAM is concurrently coupled directly to an Interface Register and directly to the error detection and correction circuitry (ECC) and thence to the Interface Register. If the CAM does not contain the address, the read data that is coupled to the Interface Register is gated out at a first relatively early gate pulse. However, if the CAM does contain the address, the corrected read data from the ECC is then gated out of the Interface Register at a second relatively later gate pulse. Thus, when no error exists in the read data, the RAM is accessed at a relatively fast access time while, if an error exists in the read data, the RAM is accessed at a relatively slower access time to provide the added time required by the ECC to correct the read data.

Affiliated with

Also associated with

Rating

Conditional bypass of error correction for dual memory access ti does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Conditional bypass of error correction for dual memory access ti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conditional bypass of error correction for dual memory access ti will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2100375