Semiconductor processing methods of forming stacked capacitors

Details Semiconductor processing methods of forming stacked capacitors Semiconductor processing methods of forming stacked capacitors

1994-04-29

1996-03-12

Thomas, Tom

Fishing, trapping, and vermin destroying

437 60, 437238, 437919, H01L 218242

Patent

active

054985625

ABSTRACT:
In one aspect of the invention, an insulative nitride oxidation barrier layer is provided over a cell polysilicon layer to a thickness of at least about 150 Angstroms. An insulating layer is provided above the nitride oxidation barrier layer, and an contact/container is etched therethrough and through dielectric and cell polysilicon layers. Such exposes edges of the cell polysilicon within the contact/container. The wafer is then exposed to an oxidizing ambient to oxidize the cell polysilicon exposed edges, with the nitride oxidation barrier layer during such oxidation exposure inhibiting oxidation of the outer surface of the cell polysilicon layer. In another aspect, a multi-container stacked capacitor construction has its containers defined or otherwise electrically isolated in a single CMP step. In another aspect, a combination etch stop/oxidation barrier layer or region is provided to enable exposure of a precise quantity of the outside walls of a stacked capacitor container.

REFERENCES:
patent: 4364167 (1982-12-01), Donley
patent: 4686000 (1987-08-01), Heath
patent: 4855801 (1989-08-01), Kuesters
patent: 4948743 (1990-08-01), Ozaki
patent: 4965221 (1990-10-01), Dennison et al.
patent: 5005072 (1991-04-01), Gonzalez
patent: 5006484 (1991-04-01), Harada
patent: 5010039 (1991-04-01), Ku et al.
patent: 5043298 (1991-08-01), Yamada et al.
patent: 5049517 (1991-09-01), Liu et al.
patent: 5061650 (1991-10-01), Dennison et al.
patent: 5063176 (1991-11-01), Lee et al.
patent: 5135883 (1992-08-01), Bae et al.
patent: 5174858 (1992-12-01), Yammumoto et al.
patent: 5185282 (1993-02-01), Lee et al.
patent: 5229314 (1993-07-01), Okudaira et al.
patent: 5238862 (1993-08-01), Blalock et al.
Watanabe et al., "A New Stacked Capacitor Structure Using Hemispherical-Grain (HSG) Poly-Silicon Electrodes", Extended Abstracts of the 22nd (1990 International) Conference on Solid State Devices and Materials, Sendai, 1990, pp. 873-876.
T. Mine et al., "Capacitance-Enhanced Stacked-Capacitor with Engraved Storage Elecrrode for Deep Submicron DRAMs", Extended Abstracts of the 21st Conference on Solid State Devices and Materials, 1989, pp. 137-140.
S. Inoue, et al., "A Spread Stacked Capacitor (SSC)Cell for 64 MBIT DRAMs", IEDM Tech. Dig., pp. 31-34 (1989).
T. Ema et al., "3-Dimensional Stacked Capacitor Cell For 16M and 64M DRAMs", IEDM Tech. Dig., pp. 592-595 (1988).
K. H. Kusters et al., "A Stacked Capacitor Cell with a Fully Self-Aligned Contact Process for High-Density Dynamic Random Access Memories", Electrochem Soc. vol. 139, No. 8, Aug. 1992, p. 2318.
Paul Riley, et al., "Formation of Contacts in a Planarized SiO.sub.2 /Si.sub.3 N.sub.4 /SiO.sub.2 Dielectric Structure", J. Electrochem Soc., vol. 139, No. 9 Sep. 1992, pp. 2613-2616.
H. Itoh, et al., "Two Step Deposited Rugged Surface (TDRS) Storage-node and Self Aligned Bitline-Contact Penetrating Cellplate (SABPEC) for 64MbDRAM STC Cell," Date of publication unknown.
D. Temmler, "Multilayer Vertical Stacked Capacitors (MVSTC) For 64Mbit and 256Mbit DRAMs", pp. 13-14 date of publication unknown.
T. Ozaki et al., "A Fence Stacked Capacitor (FSC) Cell for 256Mbit DRAMs", ULSI Research Cntr. Date of publcation unknown.
"Stacked Capacitor DRAM Cell with Vertical Fins (VF-STC)", IBM Technical Disclosure Bulletin, vol. 33, No. 2, Jul. 1990, pp. 245-246.
Y. Hayashide, et al., "Fabrication of Storage Capacitance-Enhanced Capacitors with a Rough Electrode," Ext. Abs. of the 22nd Conf. SSMD, (1990), pp. 869-872.

Affiliated with

Also associated with

Rating

Semiconductor processing methods of forming stacked capacitors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor processing methods of forming stacked capacitors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing methods of forming stacked capacitors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2099606