Digital phase locked loop

Details Digital phase locked loop Digital phase locked loop

1984-12-20

1986-06-24

LaRoche, Eugene

Oscillators

Automatic frequency stabilization using a phase or frequency...

With reference oscillator or source

331 1A, H03L 708

Patent

active

045969647

ABSTRACT:
The loop uses a phase comparator (PD) designed to compare the phase of a reference signal (F.sub.1) with the phase of a signal generated locally (F.sub.2) and also to make available on a first output (E) a signal expressing the entity of phase shift and on a second output (S) a signal expressing the sign of the phase shift (F.sub.1 leading, or lagging, in respect to F.sub.2). Thanks to the presence of this latter signal (S) it is possible to render the remaining units of the loop particularly simple and economic without having to make use of components that introduce in their turn limits in operational speed, excepting of course those imposed by the type of technology used. This loop is suitable to be conveniently implemented in an integrated manner.

REFERENCES:
patent: 4531102 (1985-07-01), Whitlock
IEE Transactions on Communications, vol. COM. 30, No. 10, Oct. 1982--pp. 2398-2411.
IEE Transactions on Communications, vol. COM. 28, No. 8, Aug. 1980, pp. 1343-1354; 1355-1364.
IEE Transactions on Communications, vol. COM. 26, No. 9, Sep. 1978--pp. 1355-1364.

Affiliated with

Also associated with

Rating

Digital phase locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2086644