Operand compare/release apparatus and method for microinstrution

Details Operand compare/release apparatus and method for microinstrution Operand compare/release apparatus and method for microinstrution

1996-03-29

1998-02-10

Lall, Parshotam S.

395567, 395595, G06F 922

Patent

active

057179107

ABSTRACT:
An apparatus and method for improving the execution speed of register generic micro instructions within a pipeline microprocessor is provided. The microprocessor includes descriptor compare logic which monitors references to last used segment registers, and maintains the base address of the last used segment. As holes are created by later register generic micro instructions, the descriptor compare logic compares operands with that of the last accessed segment register. When an operand of the present micro instruction is the same as the last accessed segment register, the descriptor compare logic provides a pipeline release signal which releases the base address associated with the last accessed segment register directly to the following stage in the pipeline, thereby effectively eliminating the register stage of the pipeline, and the associated hole in the pipeline, for the present micro instruction.

REFERENCES:
patent: 4240139 (1980-12-01), Fukuda et al.
patent: 5222244 (1993-06-01), Carbine et al.
patent: 5278840 (1994-01-01), Cutler et al.
patent: 5500947 (1996-03-01), Uhler et al.

Affiliated with

Also associated with

Rating

Operand compare/release apparatus and method for microinstrution does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Operand compare/release apparatus and method for microinstrution, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operand compare/release apparatus and method for microinstrution will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2086524