Semiconductor devices having surface state control

Details Semiconductor devices having surface state control Semiconductor devices having surface state control

1975-02-27

1976-09-28

Edlow, Martin H.

357 23, 357 52, 357 91, H01L 2714

Patent

active

039835740

ABSTRACT:
A semiconductor structure having a surface insulating layer formed as a grid with charges implanted in the insulating material to prevent inversion and, hence, channeling between adjacent semiconductor regions, preferably for use in a non-blooming vidicon. The method of manufacturing such a structure uses ion implantation to create immobile positive charges in a grid pattern in an insulating layer in regions spaced from the interface between the insulating layer and the semiconductor body. The insulating layer is of sufficient thickness that substantially all of the charge sites in the insulating layer are separated from the outer surface of the insulator by a sufficient distance to effectively prevent a negative electric field from reaching into the silicon.

REFERENCES:
patent: 3403284 (1968-09-01), Buck
patent: 3458782 (1962-07-01), Buck
patent: 3507709 (1970-04-01), Bower
patent: 3717790 (1973-02-01), Dalton
patent: 3810796 (1974-05-01), Skaggs
patent: 3852120 (1974-12-01), Johnson
patent: 3886530 (1975-05-01), Huber

Affiliated with

Also associated with

Rating

Semiconductor devices having surface state control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor devices having surface state control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor devices having surface state control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2084130