Communications: electrical – Digital comparator systems
Patent
1974-04-26
1976-02-24
Shaw, Gareth D.
Communications: electrical
Digital comparator systems
G06F 918, G06F 916, G06F 910
Patent
active
039407454
ABSTRACT:
A data processing unit having a plurality of hardware data processing circuits each one including a program counter register for addressing the microinstructions, an accumulator register and an addressing register for storing the addressing of the operands of the microinstructions. Means are provided for switching the CPU from the hardware data processing circuits having a predetermined priority level to the hardware data processing circuits having a less priority level, by executing a particular microinstruction, which includes information either about the changing of the priority level or about the memory address of the starting microinstruction of the microprogram to be executed on the less priority level.
REFERENCES:
patent: 3333252 (1967-07-01), Shimabukuro
Ing. C. Olivetti & C. S.p.A.
Schaefer I. J.
Shaw Gareth D.
Thomas James D.
LandOfFree
Data processing unit having a plurality of hardware circuits for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing unit having a plurality of hardware circuits for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing unit having a plurality of hardware circuits for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2082402