Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Insulating material
Patent
1998-06-08
2000-06-13
Williams, Alexander O.
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Insulating material
257712, 257796, 257723, 257693, 257692, 257686, 257685, 257797, 257707, 257713, 257730, 361704, H01L 2302, H01L 2334, H01L 2328, H05K 702, H05K 720
Patent
active
060752882
ABSTRACT:
A semiconductor package includes a semiconductor die, a lead frame wire bonded to the die, and a plastic body encapsulating the die. The package also includes a first heat sink attached to a face of the die, and a second heat sink attached to a back side of the die. Thermally conductive adhesive layers attach the heat sinks to the die, and provide a thermal path therebetween. In addition, the heat sinks project from the plastic body, and have end portions that are sized and shaped to interlock with heat sinks on an adjacent package to form an electronic assembly. In the electronic assembly, the interlocking heat sinks maintain contact surfaces on the heat sinks in physical contact and improve heat dissipation from the packages. An alternate embodiment package includes a thermally conductive encapsulant which attaches a pair of heat sinks, and encapsulates the die.
REFERENCES:
patent: 3831067 (1974-08-01), Wislocky et al.
patent: 4000509 (1976-12-01), Jarvela
patent: 4945398 (1990-07-01), Kurita et al.
patent: 5067005 (1991-11-01), Michii et al.
patent: 5073521 (1991-12-01), Braden
patent: 5155661 (1992-10-01), Nagesh et al.
patent: 5177669 (1993-01-01), Juskey et al.
patent: 5191511 (1993-03-01), Sawaya
patent: 5239198 (1993-08-01), Lin et al.
patent: 5365107 (1994-11-01), Kuraishi et al.
patent: 5410451 (1995-04-01), Hawthorne et al.
patent: 5474957 (1995-12-01), Urushima
patent: 5550711 (1996-08-01), Burns et al.
patent: 5566051 (1996-10-01), Burns
patent: 5578869 (1996-11-01), Hoffman et al.
patent: 5581121 (1996-12-01), Burns et al.
patent: 5585668 (1996-12-01), Burns
patent: 5594282 (1997-01-01), Otsuki
patent: 5615475 (1997-04-01), Burns
patent: 5629561 (1997-05-01), Shin et al.
patent: 5663872 (1997-09-01), Gainey
patent: 5666003 (1997-09-01), Shibata et al.
patent: 5672548 (1997-09-01), Culmane et al.
patent: 5751061 (1998-05-01), Mays et al.
patent: 5790378 (1998-08-01), Chillara
patent: 5801437 (1998-09-01), Burns
patent: 5834850 (1998-11-01), Hotta et al.
patent: 5864175 (1999-01-01), Burns
Gratton Stephen A.
Micro)n Technology, Inc.
Williams Alexander O.
LandOfFree
Semiconductor package having interlocking heat sinks and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package having interlocking heat sinks and method , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package having interlocking heat sinks and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2070719