Instruction classification circuit configured to classify instru

Details Instruction classification circuit configured to classify instru Instruction classification circuit configured to classify instru

1995-10-24

1999-02-16

Treat, William M.

395391, G06F 930

Patent

active

058729470

ABSTRACT:
An instruction classification circuit is provided which speculatively classifies potential instructions prior to the decode of these instructions. In parallel, predecode information associated with the plurality of instruction bytes is scanned to determine the valid instructions within the instruction bytes. Instruction classifications are then chosen from the speculatively generated classifications according to the valid instructions located. Instruction information may be determined prior to decoding the instructions. In one embodiment, instructions are classified as either single dispatch instructions or double dispatch instructions. A single dispatch instruction is dispatched to a single decode unit, while a double dispatch instruction is dispatched to a pair of decode units. Instructions utilizing a pair of decode units are detected prior to dispatch to decode units. Bussing between decode units included when double dispatch instructions are detected within the decode unit may be eliminated. Pipeline stalls created when instructions which were previously dispatched are redispatched due to the detection of double dispatch instructions at the decode stage may be eliminated.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4839797 (1989-06-01), Katori et al.
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5167026 (1992-11-01), Murray et al.
patent: 5202967 (1993-04-01), Matsuzaki et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5233696 (1993-08-01), Suzuki
patent: 5235686 (1993-08-01), Bosshart
patent: 5337415 (1994-08-01), DeLano et al.
patent: 5371864 (1994-12-01), Chuang
patent: 5394558 (1995-02-01), Arakawa et al.
patent: 5394559 (1995-02-01), Hemmie et al.
patent: 5430851 (1995-07-01), Hirata et al.
patent: 5459844 (1995-10-01), Eickemeyer et al.
patent: 5488710 (1996-01-01), Sato et al.
patent: 5488729 (1996-01-01), Vegesna et al.
patent: 5500942 (1996-03-01), Eickemeyer et al.
patent: 5504923 (1996-04-01), Ando
patent: 5509130 (1996-04-01), Trauben et al.
patent: 5559975 (1996-09-01), Christie et al.
patent: 5560028 (1996-09-01), Sachs et al.
patent: 5566298 (1996-10-01), Boggs et al.
patent: 5600806 (1997-02-01), Brown et al.
patent: 5619666 (1997-04-01), Coon et al.
patent: 5625787 (1997-04-01), Mahin et al.
patent: 5630083 (1997-05-01), Carbine et al.
patent: 5655097 (1997-08-01), Witt et al.
patent: 5664134 (1997-09-01), Gallup et al.
patent: 5689672 (1997-11-01), Witt et al.
patent: 5696955 (1997-12-01), Goddard et al.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," Byte, Jan. 1996, 4 pages.

Affiliated with

Also associated with

Rating

Instruction classification circuit configured to classify instru does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction classification circuit configured to classify instru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction classification circuit configured to classify instru will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2070132