Long instruction word controlling plural independent processor o

Details Long instruction word controlling plural independent processor o Long instruction word controlling plural independent processor o

1996-04-15

1998-04-21

Mai, Tan V.

Boots, shoes, and leggings

36476001, G06F 752

Patent

active

057425388

ABSTRACT:
A data processing apparatus including a multiplier unit forming a product from L bits of each two data buses of N bits each N is greater than L. The multiplier forms a N bit output having a first portion which is the L most significant bits of the of product and a second portion which is M other bits not including the L least significant bits of the product, where N is the sum of M and L. In the preferred embodiment the M other bits are derived from other bits of the two input data busses, such as the M other bits of the first input data bus. An arithmetic logic unit performs parallel operations (addition, subtraction, Boolean functions) controlled by the same instructions. This arithmetic logic unit is divisible into a selected number of sections for performing identical operations on independent sections of its inputs. The multiplier unit may form dual products from separate parts of the input data. A single instruction controlling both the multiplier unit and the arithmetic logic unit permits addition of dual products. The dual products are temporarily stored in a data register permitting the multiply and add operations to be pipelined. The dual products are formed in one data word and added by a rotate/mask and add operation in a three input arithmetic unit.

REFERENCES:
patent: 4319325 (1982-03-01), Hoff, Jr. et al.
patent: 4519031 (1985-05-01), Magar et al.
patent: 4760545 (1988-07-01), Inagami et al.
patent: 4771379 (1988-09-01), Ando et al.
patent: 4809212 (1989-02-01), New et al.
patent: 4811269 (1989-03-01), Hirose et al.
patent: 4864528 (1989-09-01), Nishiyama et al.
patent: 4866657 (1989-09-01), Nishiyama et al.
patent: 4868777 (1989-09-01), Nishiyama et al.
patent: 4985848 (1991-01-01), Pfeiffer et al.
patent: 5001662 (1991-03-01), Baum
patent: 5031136 (1991-07-01), Nishiyama et al.
patent: 5065052 (1991-11-01), Sakagami et al.
patent: 5126964 (1992-06-01), Zurawski
patent: 5197140 (1993-03-01), Balmer
patent: 5442799 (1995-08-01), Murakami et al.
patent: 5530661 (1996-06-01), Garbe et al.
patent: 5537601 (1996-07-01), Kimura et al.
patent: 5586070 (1996-12-01), Purcell
Julie Shipnes, Graphics Processing with the 88110 RISC Microprocessor, IEEE 1992, pp. 169-174.
Real DSP Hardware, Richard J. Higgins, Digital Signal Processing in VLSI, 1990 by Analog Devices, pp. 307-327, 365-400.
DSP Microcomputer, Analog Devices (undated).
The S2811 Signal Processing Peripheral, William Nicholson et al, American Microsystems, Inc., pp. 1-12 (undated).
A Single Chip NMoS Signal Processor, M. Townsend et al, Intel Corp., pp. 390-393, IEEE 1980.
An NMOS Microprocessor Analog Signal Processing, Matt Townsend et al, IEEE Journal of Solid-State Circuits, vol. SC-15, No. 1, pp. 33-38 Feb. 1980.
TMS320C2X User's Guide, Dec. 1990, pp. 4-117-4-129.
DSP96002 IEEE Floating-Point Dual Port Processor User's Manual, DSP, Motorola, 1989, pp. 3-6-3-9, 6-2, A-138-A149.

Affiliated with

Also associated with

Rating

Long instruction word controlling plural independent processor o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Long instruction word controlling plural independent processor o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Long instruction word controlling plural independent processor o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2065035