Boots – shoes – and leggings
Patent
1991-05-10
1992-11-03
Heckler, Thomas M.
Boots, shoes, and leggings
364DIG1, 3642817, 3642808, 3642478, G06F 946
Patent
active
051612267
ABSTRACT:
A method for operating a multi-tasking, interrupt capable microprocessor under inverse processor state usage is provided whereby the effective time for both interrupt processing and switching context between task execution and interrupt processing is reduced, thereby significantly enhancing the overall performance of the operating system kernel. This increased performance is achieved by the elimination of the previously needed temporary storage in memory of volatile global registers and task context data. Volatile global registers are preserved in local registers during interrupt processing, thereby eliminating time-consuming transfers of data to and from temporary memory storage locations. A task procedure stack, rather than the interrupt stack, is utilized for interrupt records and frames containing user task context data. This is accomplished by programmably creating an inverse processor state designation. Therefore, the requirements to move this data between locations in memory as would otherwise be required is eliminated when performing context switches during interrupt processing.
REFERENCES:
patent: 4257096 (1981-03-01), McCullough et al.
patent: 4297743 (1981-10-01), Appell et al.
patent: 4435766 (1984-03-01), Haber et al.
patent: 4435780 (1984-03-01), Herrington et al.
Heckler Thomas M.
JMI Software Consultants Inc.
Simkanich John J.
LandOfFree
Microprocessor inverse processor state usage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor inverse processor state usage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor inverse processor state usage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2056779