Patent
1995-07-06
1998-12-22
Coleman, Eric
39520041, G06F 1200
Patent
active
058527184
ABSTRACT:
A dynamically reconfigurable hybrid computer system is provided that executes transaction requests in one of two ways--either as packet-switched transactions or as circuit-switched transactions. Each transaction request is inspected as it is issued by a master device in the system, and it is determined in each case whether the transaction should be executed as a packet-switched transaction or as a circuit-switched transaction. Preferably, all slave read requests in a uniprocessor system are executed as circuit-switched transactions, such that a system controller coupled between the master device and the slave device, upon receipt of the request, immediately schedules the datapath between the master and slave devices and suspends other, competing transactions to execute the data transfer. The states of other transactions are stored, and are restored upon completion of the circuit-switched transaction. Criteria for determining whether a given transaction request should be treated as circuit-switched include: the type of transaction requests (e.g. all slave read requests may be treated as circuit-switched); whether the system includes only one or alternatively multiple processors (e.g., all slave read requests in a uniprocessor system may be treated as circuit-switched while those in a multiprocessor system may be treated as packet-switched); the destination address of the slave device for which the transaction request is intended (e.g. read requests to fast devices such as PCI devices may be treated as circuit-switched); and the identity of the master issuing the request. The system is dynamically reconfigurable, by specifying different criteria in software and/or by automatically determining, upon insertion or removal (or malfunctioning) of a processor, that the system should operate in a uniprocessor mode or a multiprocessor mode, where the criteria are at least in part different in the two modes.
REFERENCES:
patent: 4592048 (1986-05-01), Beckner
patent: 4882674 (1989-11-01), Quint
patent: 4926416 (1990-05-01), Weik
patent: 4996685 (1991-02-01), Farese
patent: 5014266 (1991-05-01), Bales
patent: 5208806 (1993-05-01), Hasegawa
patent: 5247616 (1993-09-01), Berggren
patent: 5349673 (1994-09-01), Yasuda
patent: 5598411 (1997-01-01), Matsukawa
patent: 5742761 (1998-04-01), Olnowich
IBM Technical Disclosure Bulletin, "Algorithm for Voice and Data Transmission in Hybrid Switches", vol. 31, No. 12, May 1, 1989, pp. 435-436.
J.S. Meditch, et al., "An Integrated Services Fast Packet/Fast Circuit Switch", World Prosperity Through Communications, IEEE International Conference on Communications, vol. 1, pp. 104-110, Jun. 11, 1989.
Tamura Kazuhiro, "Communication System", Patent Abstracts of Japan, vol. 17, Aug. 20, 1993 (Pat: A 5102971).
D. Greenley, et al., "UltraSPARC (TM): The Next Generation Superscalar 64-bit SPARC", IEEE, pp. 442-451, Mar. 5, 1995. (An article published by Applicant relating to Applicant's new architecture, to which the present invention also relates).
Coleman Eric
Kivlin B. Noel
Sun Microsystems Inc.
LandOfFree
Method and apparatus for hybrid packet-switched and circuit-swit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for hybrid packet-switched and circuit-swit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for hybrid packet-switched and circuit-swit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2054656