Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent
1991-10-21
1992-11-03
James, Andrew J.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
257633, H01L 2934
Patent
active
051609983
ABSTRACT:
A semiconductor device including a semiconductor substrate; a metal wiring layer formed on the semiconductor substrate; a first insulation layer formed on the metal wiring layer, the first insulation layer being formed by a tensile stress insulation layer having a contracting characteristic relative to the substrate; and a second insulation layer formed on the first insulation layer, the second insulation layer being formed by a compressive stress insulation layer having an expanding characteristic relative to the substrate. The tensile stress insulation layer is produced by thermal chemical vapor deposition or plasma assisted chemical vapor deposition which is performed in a discharge frequency range higher than 2 megahertz; and the compressive stress insulation layer is produced by plasma assisted chemical vapor deposition which is performed in a discharge frequency range lower than 2 megahertz.
REFERENCES:
patent: 4135954 (1979-01-01), Chang et al.
patent: 4365264 (1982-12-01), Mukai et al.
patent: 4446194 (1984-05-01), Candelaria et al.
patent: 4455568 (1984-06-01), Shiota
patent: 4654689 (1987-03-01), Fujii
patent: 4825277 (1989-04-01), Mattox et al.
Ghandhi, S. VLSI Fabrication Principles, John Wiley and Sons, 1983, pp. 582-585.
Claassen, W. A. P. "Ion Bombardment-Induced Mechanical Stress in Plasma-Enhanced Deposited Silicon Nitride and Silicon Oxynitride Films." Plasma Chemistry and Plasma Processing, vol. 7, No. 1 (Mar. 1987), pp. 109-124.
Machida, Katsuyuki and Hideo Oikawa. "New Planarization Technology Using Bias-ECR Plasma Deposition." Japanese Journal of Applied Physics. supplements 17th Conf. on Solid State Devices and Materials Aug. 25-27, 1985, pp. 329-332.
Patent Abstracts of Japan, vol. 6, No. 119 (E-116) [997], Jul. 3 1982; and JP-A-57 45 931 (Fujitsu K. K.) Mar. 16, 1982.
Patent Abstracts of Japan, vol. 11, No. 138 (E-503)[2585], May 2, 1987; and JP-A-61 279 132 (Sony Corp.) Dec. 9, 1986.
Extended Abstracts, vol. 87-1, No. 1, Spring 1987, pp. 366-367, No. 254, Philiadelphia, Pa. U.S.; M. Doki et al.: "ECR Plasma CVD of Insulator Films-Low Temperature Process for Ulsi-".
Patent Abstracts of Japan, vol. 11, No. 390 (E-567) [2837], Dec. 19, 1987; and JP-A-62 154 642 (Matsushita Electronics Corp.) Sep. 7, 1987.
Itoh Jun-ichi
Kurita Kazuyuki
Crane Sara W.
Fujitsu Limited
James Andrew J.
LandOfFree
Semiconductor device and method of manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2053701