Resynchronization apparatus for error correction code decoder

Details Resynchronization apparatus for error correction code decoder Resynchronization apparatus for error correction code decoder

1995-10-18

1998-12-22

Chin, Wellington

Pulse or digital communications

Synchronizers

375365, 375368, 371 51, 371 471, H04L 700

Patent

active

058526390

ABSTRACT:
An error correction code is a code of n+1 bits which is obtained by applying a predetermined calculation onto data of n bits and attaching a redundant bit, for example. The error correction code can correct errors generated by itself during transmission. However, when "step out" from n+1 bits interval or asynchronous state occurs, the error correction code becomes unable to correct errors. This invention detects the "step out" of the error correction code using a syndrome, carries out a bit shifting on the data and restores synchronization to the error correction code. When data series are continually transmitted as for facsimile image signals, the resynchronization apparatus of this invention is effective.

REFERENCES:
patent: 4466099 (1984-08-01), Meltzer
patent: 4694455 (1987-09-01), Koga
patent: 5140618 (1992-08-01), Kinoshita et al.
patent: 5581577 (1996-12-01), Abe

Affiliated with

Also associated with

Rating

Resynchronization apparatus for error correction code decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Resynchronization apparatus for error correction code decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resynchronization apparatus for error correction code decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2053679