Method of making a vertical MOS transistor

Details Method of making a vertical MOS transistor Method of making a vertical MOS transistor

1991-02-19

1992-11-03

Thomas, Tom

Fishing, trapping, and vermin destroying

437 29, 437203, H01L 2170

Patent

active

051604914

ABSTRACT:
A transistor structure is disclosed which has a vertical channel which has its length controllable by currently-used diffusion processes, and which occupies a minimum of silicon surface area. The transistor is constructed by using a triple-level implant and diffusion process. The drain region is diffused into the silicon area by way of ion implantation and subsequent diffusion. The channel region, of opposite conductivity-type from the drain region, is implanted and diffused into the drain region. The source region is similarly implanted, and diffused into the channel region. A trench is etched into the silicon, extending through the source, channel and drain regions; gate oxide is grown in the trench and a polysilicon gate is deposited in the trench, conformal with the gate oxide. Transistor action takes place in the channel region along the walls of the trench, dependent upon the voltage applied to the gate electrode. Series drain resistance, and gate-to-drain capacitance, is minimized by a deeper implant of the drain region away from the trench and under the electrical interconnection to the drain diffusion.

REFERENCES:
patent: 3518509 (1970-06-01), Cullis
patent: 3924265 (1975-12-01), Rodgers
patent: 4334235 (1982-06-01), Nishizawa
patent: 4398339 (1983-08-01), Blanchard et al.
patent: 4466176 (1984-08-01), Temple
patent: 4503449 (1985-03-01), David et al.
patent: 4697201 (1987-09-01), Mihara
patent: 4707721 (1987-11-01), Ang et al.
Magdo et al, IBM Tech Discl. Bulletin, vol. 14, No. 3, Aug. 1971, p. 751.
IBM Tech. Discl. Bul. vol. 14 No. 3 Aug. 1971, p. 751 "High-Speed Epitaxial Field Effect Devices", Magdo et al.
Ammar et al, IEEE Transactions on Electron Devices, vol. ED27, No. 5, May 1980, pp. 907-914.
Rodgers et al, IEEE Journal of Solid State Circuits, vol. SCR No. 5 Oct. 1977, pp. 515-524.

Affiliated with

Also associated with

Rating

Method of making a vertical MOS transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a vertical MOS transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a vertical MOS transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2049086