Microprocessor, coprocessor and data processing system using the

Details Microprocessor, coprocessor and data processing system using the Microprocessor, coprocessor and data processing system using the

1993-05-05

1995-11-07

Bowler, Alyssa H.

Boots, shoes, and leggings

395375, 3642302, 3642632, 364DIG1, G06F 946

Patent

active

054653762

ABSTRACT:
In a data processing system, the program counter (PC) values of coprocessor (CP) instructions are stored in a queue of a CP, and the stored PC value is not erased until the CP has completed executing the instruction. The need for a queue is caused by the pipeline in the CP. Three instructions may be executing concurrently and an exception may occur for any one of them. Accordingly, for example, at least 3 PC values must be stored in the queue. Early overwriting is prevented by making the queue 4 words deep. Also, the CP must assert a CPST signal before accepting a new command from the micro processor (MC). Thus, if the pipeline is full the CPST signal will not be asserted and the MP must wait before storing the new PC value in the queue. Instead of the entire PC, only an entry point is transferred to the CP. When only four PC values are saved, the entry point is only two bits and may be transferred along with the command information in a single bus cycle. If there are more than one CP, a program status word (PSW) includes a CPID for identifying which CP is to execute a received CP instruction. The queue and PCID system is only used for the first CP. In the event that an exception occurs, the entry point is transferred back to the MP and the PC of the instruction that took the exception is provided.

REFERENCES:
patent: 4630195 (1986-12-01), Hester et al.
patent: 4715013 (1987-12-01), MacGregor
patent: 4757441 (1988-07-01), Buckland et al.
patent: 4833596 (1989-05-01), Buckland et al.
patent: 4866598 (1989-09-01), Sonnek et al.
patent: 4874164 (1989-10-01), Miner et al.
patent: 4879676 (1989-11-01), Hansen
patent: 4893234 (1990-01-01), Davidson et al.
patent: 4894768 (1990-01-01), Iwasaki et al.
patent: 4937777 (1990-06-01), Flood et al.
patent: 5029073 (1991-07-01), Takaya et al.
patent: 5093908 (1992-03-01), Beacom et al.
patent: 5109514 (1992-04-01), Garner et al.
patent: 5125095 (1992-06-01), Nakazawa et al.
patent: 5193159 (1993-03-01), Hashimoto et al.
"Separate-Volume Interface Numerical Operation Processor," CQ Publication, 1987, pp. 60-74, 194-210.
"MC 68881/MC 68882 Floating-Point Co-Processor User's Manual," Motorola, Inc., Prentice Hall, 1987, Section 7.
"Coming of Large-Scaled Propagation . . . Age of 32 bits," Nikkei Electronics, No. 425, Jul. 13, 1987, pp. 128-138.
"MC 68040 32-Bit Microprocessor User's Manual," May 15, 1989 (after date--upon belief).

Affiliated with

Also associated with

Rating

Microprocessor, coprocessor and data processing system using the does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor, coprocessor and data processing system using the, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor, coprocessor and data processing system using the will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-203051