Method and apparatus for buffering electrical signals

Details Method and apparatus for buffering electrical signals Method and apparatus for buffering electrical signals

1992-02-28

1993-09-14

Sikes, William L.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307255, 307490, 307491, 307500, 330288, H03K 1760

Patent

active

052452220

ABSTRACT:
A circuit and method for buffering a high output impedance voltage generator circuit to a low input impedance load circuit is described. Two emitter-follower stages are used with a load current feedback configuration so that the base to emitter voltages of all four transistors maintain a fixed relationship and therefore the output voltage presented to the load maintains a fixed relationship to the input voltage presented to the buffer amplifier circuit.

REFERENCES:
patent: 3320551 (1967-05-01), Miller
patent: 3714600 (1973-01-01), Kuijk et al.
patent: 3902079 (1975-08-01), Almed
patent: 4125787 (1978-11-01), Onhinata et al.
patent: 4251743 (1981-02-01), Hareyama
patent: 4283641 (1981-08-01), Skingley
patent: 4398205 (1983-08-01), Spellman et al.
patent: 4472642 (1984-09-01), Akamatsu
patent: 4550262 (1985-10-01), Kohsiek
patent: 4716305 (1987-12-01), Sakuragi et al.
patent: 4734598 (1988-03-01), Bohme
patent: 5124586 (1992-06-01), Carobolante
Sheng, "Composite Transitor", May, 6, 1975, Defensive Publication T934,009.

Affiliated with

Also associated with

Rating

Method and apparatus for buffering electrical signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for buffering electrical signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for buffering electrical signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2029709