Boots – shoes – and leggings
Patent
1994-09-19
1996-04-02
Bowler, Alyssa H.
Boots, shoes, and leggings
395375, 364230, 3642624, 364DIG1, G06F 938
Patent
active
055049230
ABSTRACT:
Availability flag registers are used for storing flags ia1-ia4 indicating the availability of instructions IR1-IR4 stored in an instruction register. The flags ia1-ia4 are controlled in accordance with misalignment information which represents the degree of an address accessing an instruction cache being shifted from a four word boundary. Upon determining whether or not issuance of an instruction from instruction decoder is possible, it is determined to be unissuable if an availability flag corresponding to each instruction is off. A logic structure for nullifying an instruction stored in an instruction register, when an address in accessing instruction cache 1 is shifted from the four word boundary is implemented without providing the instruction register with a resetting function, and thus a circuit for implementing this logic can be constructed with a reduced number of transistors.
REFERENCES:
patent: 4295193 (1981-10-01), Pomerene
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4924376 (1990-05-01), Ooi
patent: 4928226 (1990-05-01), Kamada et al.
patent: 5051940 (1991-09-01), Vassiliadis et al.
patent: 5073855 (1991-12-01), Staplin et al.
patent: 5201057 (1993-04-01), Uht
patent: 5377339 (1994-12-01), Saito et al.
"The i906CA SuperScalar Implementation of the 80960 Architecture" by S. McGeady, 1990 IEEE, pp. 232-240.
"Organizations of An Extended Superscalar Processor Prototype Based on the SIMP", by T. Hara et al, Interdisciplinary Graduate School of Engineering Sciences, Kyushu University.
Gurindar S. Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers", IEEE Transactions on Computers, vol. 39, No. 3 (Mar. 1990).
Bowler Alyssa H.
Mitsubishi Denki & Kabushiki Kaisha
Shah Alpesh M.
LandOfFree
Parallel processing with improved instruction misalignment detec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel processing with improved instruction misalignment detec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processing with improved instruction misalignment detec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2024516