Boots – shoes – and leggings
Patent
1993-08-05
1995-11-07
Kriess, Kevin A.
Boots, shoes, and leggings
364DIG1, 364239, 3642408, 3642705, 364271, 3642715, 395861, G06F 1300, G06F 1336
Patent
active
054653460
ABSTRACT:
A method and apparatus which enables devices connected to a bus to detect and take advantage of the early arrival of bus signal inputs. A signal arrival encoder circuit included in a device encodes the arrival time of a signal input whose early arrival is desired to be detected. The arrival time of the signal at issue is categorized according to a desired degree of precision or granularity depending upon the complexity of the encoder used in the respective embodiment. The encoded signal arrival information is then used by the respective device to determine when to sample the other respective input signal. By detecting the early arrival of this input, the device is not required to wait for the worst case signal arrival time to utilize the information. This considerably increases system performance.
REFERENCES:
patent: 4775929 (1988-10-01), Jzbicki et al.
patent: 4827477 (1989-05-01), Avaneas
patent: 4972345 (1990-11-01), Munier et al.
patent: 5191657 (1993-03-01), Ludwig et al.
patent: 5237670 (1993-08-01), Wakerly
patent: 5255375 (1993-10-01), Crook et al.
patent: 5265216 (1993-11-01), Murphy et al.
Gaskins Darius D.
Parks Terry J.
Banankhah Majid A.
Dell USA L.P.
Hood Jeff
Huffman James
Kriess Kevin A.
LandOfFree
Method and apparatus for synchronous bus interface optimization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for synchronous bus interface optimization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for synchronous bus interface optimization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-202346