Method for reducing bit errors in digital communication systems

Details Method for reducing bit errors in digital communication systems Method for reducing bit errors in digital communication systems

1992-07-24

1993-12-07

Beausoliel, Jr., Robert W.

Excavating

371 48, 370 14, 370 13, G06F 1110, H03M 1300, H03M 1302

Patent

active

052689093

ABSTRACT:
Method for reducing bit errors in digital communication systems. Bit falsifications can occur in the throughconnection of bit streams composed of a plurality of information words in the switching networks of digital communication systems. Correcting these bit errors presents problems in practice. Given redundantly executed, respectively activated switching network halves, only the correctly through-connected information word is forwarded to the terminal subscriber after the through-connection. Whether an information word was correctly through-connected is identified after the through-connection with a combined parity bit check and a bit-by-bit comparison of information words that are through-connected in parallel.

REFERENCES:
patent: 4197523 (1980-04-01), Philip et al.
patent: 4345324 (1982-08-01), Smitt
patent: 4535442 (1985-08-01), Maddern et al.
patent: 4821256 (1989-04-01), Schmidt et al.

Affiliated with

Also associated with

Rating

Method for reducing bit errors in digital communication systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing bit errors in digital communication systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing bit errors in digital communication systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2021065