Static information storage and retrieval – Floating gate
Patent
1995-04-04
1996-11-05
Nelms, David C.
Static information storage and retrieval
Floating gate
36518901, 36518904, 36523001, 36523008, G11C 700
Patent
active
055724639
ABSTRACT:
A semiconductor memory having address buffer means, memory cell means, word line selection means, bit line selection means, an output buffer, first address generation means connected to the address buffer means, for providing and address for specifying a group of data pieces, and second address generation means for providing addresses for specifying the data pieces, respectively, the semiconductor memory comprising first reading means for selecting and reading a group of data pieces through one of the word line selection means and bit line selection means according to an address provided by the first address generation means, second reading means for selecting the data pieces, which have been selected and read according to the address provided by the first address generation means, through one of the bit line selection means and word line selection means according addresses provided by the second address generation means and providing them to the output buffer; and pre-reading means for reading another group of data pieces according the another address to be provided by the first address generation means while the preceding data pieces are being read according to the preceding address provided by the first address generation means and being selectively provided to the output buffer according to the addresses provided by the second address generation means.
REFERENCES:
patent: 4527251 (1985-07-01), Nibby, Jr. et al.
patent: 4585955 (1986-04-01), Uchida
patent: 4691304 (1987-09-01), Hori et al.
patent: 4875188 (1989-10-01), Jungroth
patent: 4890262 (1989-12-01), Hashimoto et al.
patent: 5012445 (1991-04-01), Kazuaki et al.
patent: 5046052 (1991-09-01), Miyaji et al.
patent: 5072134 (1991-12-01), Min
patent: 5075890 (1991-12-01), Itoh et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5148400 (1992-09-01), Fujii
patent: 5153452 (1992-10-01), Iwamura et al.
patent: 5247480 (1993-09-01), Itoh et al.
patent: 5253203 (1993-10-01), Partovi et al.
Akaogi Takao
Kasa Yasushi
Kawamura Shouichi
Ogawa Yasushige
Yoshida Masanobu
Fujitsu Limited
Le Vu A.
Nelms David C.
LandOfFree
Nonvolatile semiconductor memory with pre-read means does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory with pre-read means, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory with pre-read means will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2020206