Fishing – trapping – and vermin destroying
Patent
1995-01-27
1996-04-02
Fourson, George
Fishing, trapping, and vermin destroying
437953, H01L 218232
Patent
active
055040233
ABSTRACT:
A method for fabricating semiconductor devices with localized pocket implantation wherein narrow gaps between a masking layer and a gate electrode are formed prior to pocket implantation. The narrow gaps are formed by removing an isolation layer between the masking layer and the gate electrode. The localized pocket implantation forms small localized pocket regions in a substrate to minimize the areas of source-substrate and drain-substrate junctions, thus reducing the junction capacitance.
REFERENCES:
patent: 5264076 (1993-11-01), Cuthbert et al.
patent: 5328862 (1994-07-01), Goo
patent: 5358879 (1994-10-01), Brady et al.
patent: 5389557 (1995-02-01), Jung-Suk
Ghandhi, "VLSI Fabrication Principles Silicon and Gallium Arsenide", pp. 348-352, 1983.
Booth Richard A.
Fourson George
United Microelectronics Corp.
LandOfFree
Method for fabricating semiconductor devices with localized pock does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating semiconductor devices with localized pock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor devices with localized pock will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2015968