Method of making poly LDD self-aligned channel transistors

Details Method of making poly LDD self-aligned channel transistors Method of making poly LDD self-aligned channel transistors

1995-01-06

1996-11-05

Chaudhari, Chandra

Fishing, trapping, and vermin destroying

437 45, 437 57, 437 67, H01L 21762

Patent

active

055717381

ABSTRACT:
Short channel MOS devices are provided with two distinct doped polysilicon contacts: (a) doped polysilicon layers in contact with the source or drain regions (the LDD regions) and extending underneath the oxide region to abut the oxide liner of the trench sidewalls; and (b) polysilicon source and drain contacts in contact with the doped polysilicon layers. The shallow channel doping region is self-aligned with the lightly doped source and drain regions; this ensures vertically engineered profiles that give high punchthrough voltages and an excellent short channel control. The use of the doped polysilicon layers ensures self-alignment of source/drain diffusions and channel and prevents etching of TEOS in the trenches, which prevents exposure of trench sidewalls and formation of parasitic devices in the sidewalls. Further, use of doped polysilicon layers to form the LDD regions by diffusion results in high currents and shallow junctions. The devices also include an insulation spacer that separates the gate electrode from the oxide region between the source and drain contacts and the gate electrode, the insulation spacer preferably made of a nitride. To relieve stress, a thin oxide layer is provided between the insulation spacer and the oxide region. The insulation spacers increase drive currents and move the peak electric field under the spacers, thereby improving device reliability. The insulation spacers also make it possible to define effective channel lengths, thereby avoiding the use of advanced lithography.

REFERENCES:
patent: 4513494 (1985-04-01), Batra
patent: 4697198 (1987-09-01), Komort et al.
patent: 4818714 (1989-04-01), Haskell
patent: 4974055 (1990-11-01), Haskell
patent: 4977108 (1990-12-01), Haskell
patent: 5045901 (1991-09-01), Komon et al.
patent: 5250461 (1993-10-01), Sparks
patent: 5436189 (1995-07-01), Beasom
A. F. Tasch et al, "Limitations of LDD Types of Structures in Deep-Submicrometer MOS Technology", IEEE Electron Device Letters, vol. 11, No. 11, pp. 517-519 (Nov. 1990).
R. Izawa et al, "Impact of the Gate-Drain Overlapped Device (Gold) for Deep Submicrometer VLSI", IEEE Transactions on Electron Devices, vol. 35, No. 12, pp. 2988-2093 (Dec. 1988).
D. S. Wen et al, "A Fully Planarized 0.25 .mu.m CMOS Technology", Digest of 1991 Symposium on VLSI Technology, pp. 83-84.
K. Hieda et al, "Sub-Half Micrometer Concave MOSFET with Double LDD Structure", IEEE Transactions on Electron Devices, vol. 39, No. 3, pp. 671-676 (Mar. 1992).

Affiliated with

Also associated with

Rating

Method of making poly LDD self-aligned channel transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making poly LDD self-aligned channel transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making poly LDD self-aligned channel transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2014651