Fishing – trapping – and vermin destroying
Patent
1994-03-02
1995-11-28
Picardat, Kevin M.
Fishing, trapping, and vermin destroying
437152, 437154, 437203, H01L 2144
Patent
active
054707927
ABSTRACT:
Tungsten is grown only within a viahole 10. The upper surface of the tungsten layer 3 is made lower than the upper surface of a silicon oxide film 2. Thereafter, a titanium film 4 and a titanium nitride film 5 are formed by sputtering, and an aluminum alloy film 6 is formed by the sputtering while a silicon substrate 1 is heated to the temperature of 400 through 550 degrees Centigrade. Since the thickness of the tungsten layer 3 is thinner than the depth of the viahole 10, the upper layer wiring cannot be shorted by the tungsten layer 3. Further, since the viahole which remains not completely filled by the tungsten is completely filled with the tungsten layer 3 and the aluminum alloy film 6, no wire disconnection cannot occur in the viahole 10.
REFERENCES:
patent: 4758533 (1988-07-01), Magee et al.
patent: 4968643 (1990-11-01), Mukai
patent: 5104826 (1992-04-01), Fujita et al.
patent: 5110759 (1992-05-01), Mukai
patent: 5169800 (1992-12-01), Kobayashi
patent: 5240879 (1993-08-01), De Bruin
patent: 5266526 (1993-11-01), Aoyama et al.
patent: 5288664 (1994-02-01), Mukai
Park, C. S., et al, "Contact Filling by Post-Annealing After A1 Deposition", Proceedings of the 38th Spring Applied Physics Association, 1991, p. 731, 31p-W-7.
"Metal Plug Formation by Excimer Laser Irradiation for Submicron-Size Via Filling", Proceedings of the 38th Spring Applied Physics Association, 1991, p. 692, 30p-W-9,10,11.
Ono, Hisako, et al, "Development of a Planarized Al-Si Contact Filling Technology", Proceedings of the 7th VLSI Multilevel Interconnection Conference 1990, pp. 76-82.
Wilson, R. H., et al, "Highly Selective, High Rate Tungsten Deposition", 1985 Workshop, pp. 35-42.
Woratschek, B., et al, "Time Resolved Reflectivity Measurements of Al Alloys During Excimer Laser Planarization", Proceedings of the 7th VLSI Multilevel Interconnection Conference 1990, pp. 83-89.
NEC Corporation
Picardat Kevin M.
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2013369