Plural dummy select chain logic synthesis network

Details Plural dummy select chain logic synthesis network Plural dummy select chain logic synthesis network

1989-04-28

1991-01-01

Shaw, Dale M.

Boots, shoes, and leggings

G06F 750

Patent

active

049823574

ABSTRACT:
A logic synthesis network for efficiently combining respective bit pairs of first and second operands to produce respective sum bits and a carry bit associated with the most significant sum bit. A dummy generator receives the respective bit pairs and generates first and second dummy sum signals, and first and second pairs of dummy carry signals. A first dummy selector chain selects the appropriate dummy sum and carry signals of all the bits other than the least significant bit, as a function of the state of the first pair of dummy carry signals generated for the least significant bit pair. A second dummy select chain selects the appropriate dummy sum and carry signals for all the bit pairs other than the least significant bit pair, as a function of the state of the second pair of dummy carry signals generated for the least significant bit pair. Sum generators associated with each bit choose between the selected dummy sum signals from the first and second dummy select chains in accordance with the state of the carry-in signal associated with the least significant bit pair. Carry generators associated with each bit pair choose between the first and second pairs of dummy carry signals at the ends of the first and second dummy select chains, again in accordance with the state of the carry-in signal associated with the least significant bit pair.

REFERENCES:
patent: 3100835 (1963-08-01), Bedrij
patent: 3316393 (1967-04-01), Ruthazer
patent: 3743824 (1973-07-01), Smith
patent: 4559609 (1985-12-01), Robinson, Jr. et al.
patent: 4573137 (1986-02-01), Ohhashi
patent: 4651296 (1987-03-01), Koike
patent: 4682303 (1987-07-01), Uya
patent: 4704701 (1987-11-01), Mazin et al.
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4763295 (1988-08-01), Yamada et al.
patent: 4764888 (1988-08-01), Holden et al.
patent: 4766565 (1988-08-01), Bechade et al.
patent: 4817031 (1989-03-01), Tokumaru
patent: 4831578 (1989-05-01), Bui
patent: 4866658 (1989-09-01), Mazin et al.
Freeman, "Checked Carry Select Adder", IBM Technical Disclosure Bulletin, vol. 16, #6, pp. 1504-1505, Nov. 1970.
Bedrit, "Adder Circuit", IBM Technical Disclosure Bulletin, vol. 4, #3, pp. 36-39, Aug. 1961.

Affiliated with

Also associated with

Rating

Plural dummy select chain logic synthesis network does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Plural dummy select chain logic synthesis network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plural dummy select chain logic synthesis network will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2001739