Fishing – trapping – and vermin destroying
Patent
1993-01-29
1994-11-22
Fourson, George
Fishing, trapping, and vermin destroying
437203, H01L 21265
Patent
active
053669142
ABSTRACT:
In a vertical power field effect transistor, a side surface of a gate electrode is covered with a side oxide film, and a groove is formed in self-alignment with the side oxide film to extend from a surface area of a silicon substrate between a pair of adjacent gate electrodes, to reach a base region. A tungsten film is filled into the groove thus formed, and a source electrode-is formed in contact with the tungsten film within the groove.
REFERENCES:
patent: 5023196 (1991-06-01), Johnsen et al.
patent: 5128278 (1992-07-01), Harada et al.
patent: 5182222 (1993-01-01), Malhi et al.
Kubota Hitoshi
Takahashi Mitsuasa
Takahashi Nobumitsu
Fourson George
Mason David M.
NEC Corporation
LandOfFree
Vertical power MOSFET structure having reduced cell area does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical power MOSFET structure having reduced cell area, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical power MOSFET structure having reduced cell area will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1991143