VLSI process with global planarization

Details VLSI process with global planarization VLSI process with global planarization

1994-05-11

1994-11-22

Quach, T. N.

Fishing, trapping, and vermin destroying

437 24, 437192, 437195, 437203, H01L 21335, H01L 21265

Patent

active

053669118

ABSTRACT:
A method of fabricating an integrated circuit which maintains global planarization throughout the process flow is achieved. Trenched isolation regions are formed within a silicon substrate. Trenched polysilicon gate electrodes are formed within the silicon substrate and within the trenched isolation regions. Source and drain regions are formed within the silicon substrate wherein the top surfaces of the trenched isolation regions, the trenched polysilicon gate electrodes, and source and drain regions form a planarized top surface of the silicon substrate. A pre-metal dielectric layer is deposited over the planarized top surface. Contact openings are formed by etching through the dielectric to the trenched polysilicon gate electrodes and to the source and drain regions. The contact openings are filled with tungsten plugs wherein the top surfaces of the pre-metal dielectric and the tungsten plugs form a planarized top surface of the silicon substrate. A first metal layer is deposited over the planarized top surface. Oxygen ions are implanted into the first metal layer whereby the first metal layer is transformed into an insulator layer except where the layer is covered by photoresist wherein the top surface of the first metal layer forms a planarized top surface of the silicon substrate. The inter-metal dielectric layer and second metal layer are deposited, patterned, and planarized .

REFERENCES:
patent: 4333226 (1982-06-01), Abe et al.
patent: 4389481 (1983-06-01), Poleskuk et al.
patent: 4617193 (1986-10-01), Wu
patent: 4764484 (1988-08-01), Mo
patent: 4814285 (1989-03-01), Matlock et al.
patent: 5063175 (1991-11-01), Broadbent
patent: 5275973 (1994-01-01), Gelatos
patent: 5294562 (1994-03-01), Lur et al.
"A New 0.25 .mu.m Recessed-Channel MOSFET with Selectively Halo-Doped Chanel and Deep Graded Source/Drain", by W. H. Lee et al, IEEE Electron Dev. Letters, vol. 14, No. 12, Dec. 1993, pp. 578-580.
"An Advanced Four Level Interconnect Enhancement Module for 0.9 Micron CMOS" by C. A. Bollinger et al, VMIC Conf. Proceedings, Jun. 12-13, 1990, .COPYRGT.1990 by IEEE pp. 21-27.
VLSI Technology, SMSZE, McGraw-Hill Book Co., New York, N.Y., .COPYRGT.1988 by McGraw-Hill Book Co. pp. 473-474.
"Simulation of Sub-0.1 .mu.m MOSFET's with Completely Suppressed Short-Circuit Effect" by Junko Tonaka et al, IEEE Electron Dev. Letters, vol. 14, No. 8, Aug. 1993, pp. 396-399.

Affiliated with

Also associated with

Rating

VLSI process with global planarization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with VLSI process with global planarization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VLSI process with global planarization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1991114