Boots – shoes – and leggings
Patent
1996-04-22
1997-02-25
Eng, David Y.
Boots, shoes, and leggings
364239, 364939, G06F 922
Patent
active
056066708
ABSTRACT:
Store forwarding circuitry is provided to an out-of-order execution processor having a store buffer of buffered memory store operations. The store forwarding circuitry conditionally forwards store data for a memory load operation from a variable subset of the buffered memory store operations that is functionally dependent on the time the memory load operation is issued, taking into account the execution states of these buffered memory store operations. The memory load operation may be issued speculatively and/or executed out-of-order. The execution states of the buffered memory store operations may be speculatively executed or committed. The data and address aspects of the memory store operations may be executed separately.
REFERENCES:
patent: 4942525 (1990-07-01), Shintani
patent: 4991090 (1991-02-01), Emma et al.
patent: 5303356 (1994-04-01), Vassiliadis
James Smith, "Dynamic Instruction Scheduling and the Astronautics ZS-1", IEEE 1989, pp. 1-34.
Kenji Minagawa, "Pre-Decoding Mechanism For Super scalar Architecture", IEEE Pacific Rim Conference, May 9, 1991.
"The Metaflow Architecture", .COPYRGT.1991 IEEE, Jun. IEEE Micro, Authors: Val Popescu, Merle Schultz, John Spracklen, Gary Gibson, Bruce Lightner, David Isaman.
Abramson Jeffrey M.
Akkary Haitham
Glew Andrew F.
Hinton Glenn J.
Konigsfeld Kris G.
Eng David Y.
Intel Corporation
LandOfFree
Method and apparatus for signalling a store buffer to output buf does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for signalling a store buffer to output buf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for signalling a store buffer to output buf will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1980352