Method and apparatus for streamlined concurrent testing of elect

Details Method and apparatus for streamlined concurrent testing of elect Method and apparatus for streamlined concurrent testing of elect

1995-09-06

1997-02-25

Cosimano, Edward R.

Excavating

364579, 364580, 371 226, G06F 11267

Patent

active

056065663

ABSTRACT:
An electrical circuit includes a serial scan test architecture having first and second separate serial scan paths respectively coupled to first and second portions of the electrical circuit for permitting data to be scanned through the electrical circuit for testing thereof. The first serial scan path is operatively enabled while the second serial scan path is also operatively enabled, thereby permitting concurrent scan testing of the first and second portions of the electrical circuit. Test signals are transferred between the first serial scan path and the first portion of the electrical circuit and between the second serial scan path and the second portion of the electrical circuit while serial test data is being transferred in first and second continuous serial data streams through the first and second serial scan paths, respectively.

REFERENCES:
patent: 4602210 (1986-07-01), Fasang et al.
patent: 4698588 (1987-10-01), Hwang et al.
patent: 5054024 (1991-10-01), Whetsel
patent: 5056093 (1991-10-01), Whetsel
patent: 5150044 (1992-09-01), Hashizume et al.
patent: 5185745 (1993-02-01), Manca, Jr.
patent: 5323400 (1994-06-01), Agarwal et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5329533 (1994-07-01), Lin
patent: 5331643 (1994-07-01), Smith
patent: 5343478 (1994-08-01), James et al.
patent: 5377198 (1994-12-01), Simpson et al.
patent: 5465259 (1995-11-01), Hanafusa et al.
patent: 5471481 (1995-11-01), Okumoto et al.
S. Narayanan, C. Njinda, M. Breuer, "Optimal Sequencing of Scan Registers", IEEE 1992, International Test Conference, Paper 15.2, pp. 293-302.
Lee Whetsel, "An IEEE 1149.1 Based Logic/Signature Analyzer in a Chip", International Test Conference, Oct. 26-30, 1991.

Affiliated with

Also associated with

Rating

Method and apparatus for streamlined concurrent testing of elect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for streamlined concurrent testing of elect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for streamlined concurrent testing of elect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1979407