Boots – shoes – and leggings
Patent
1991-06-25
1994-05-24
Trans, Vincent N.
Boots, shoes, and leggings
364489, 364488, G06F 1560
Patent
active
053155343
ABSTRACT:
A computer process interconnects logic circuit on an integrated circuit substrate by generating a single softwire statement for each interconnection, and by thereafter utilizing the softwire statements to generate multiple physical layouts for each interconnection. A "softwire statement" is a computer-generated statement which specifies and establishes a route for an interconnection from one terminal of a logic circuit to another terminal as a series of conductive segments which extend in certain directions between relative jog points that are referenced to blockages such as the logic circuits, on the substrate.
REFERENCES:
patent: 4752887 (1988-06-01), Kuwahara
patent: 4805113 (1989-02-01), Ishii et al.
patent: 4975854 (1990-12-01), Yabe
patent: 5005136 (1991-04-01), Van Berkel et al.
patent: 5038294 (1991-08-01), Arakawa et al.
patent: 5097422 (1992-03-01), Corbin, II et al.
patent: 5144563 (1992-09-01), Date et al.
patent: 5164908 (1992-11-01), Igarashi
"Programming Language Makes Silicon Compilation a Tailered Affair" by M. R. Burich, Electronic Design, Dec. 12, 1985, pp. 135-142.
"Theory and Concepts of Circuit Layout" by T. C. Hu et al., IEEE, 1985, pp. 3-18.
"A Block Interconnection Algorithm for Hierarchical Layout System" by Fukui et al., IEEE Trans. on C.A.D., vol. CAD-6, No. 3, May 1987, pp. 383-390.
"Compaction Based Custom LSI Layout Design Method" by Ishikawa et al., ICCAD-85, Nov. 18-Nov. 21, 1985, pp. 343-345.
Fassbender Charles J.
Starr Mark T.
Trans Vincent N.
Unisys Corporation
LandOfFree
Computer process for interconnecting logic circuits utilizing so does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer process for interconnecting logic circuits utilizing so, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer process for interconnecting logic circuits utilizing so will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1978288