Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Patent
1994-10-20
1996-11-26
Tolin, Gerald P.
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
174261, 257786, 361764, 361795, 439 69, H05K 108
Patent
active
055792073
ABSTRACT:
A plurality of integrated circuit chips (12) are packaged in a stack of chips in which a number of individual chip layers (10,120,130,132,134) are physically and electrically interconnected to one another and are peripherally sealed to one another to form an hermetically sealed package having a number of input/output pads (137a,139a,141a,156,158,160) on the surface of the upper (132) and lower (134) layers. Each chip layer comprises a chip carrier substrate having a chip cavity (22) on a bottom side and having a plurality of electrically conductive vias (40,42,44) extending completely around the chip cavity. Each substrate is formed with a peripheral sealing strip (46,48) on its top and bottom sides and mounts on its top side a chip that has its connecting pads (14) wire bonded to exposed traces (32,34) of a pattern of traces that are formed on the top side of the substrate and on intermediate layers (16,18,20) of this multi-layer substrate. The traces interconnect with the vias (40,42,44) that extend completely through the substrate, and each via is provided at the top and bottom sides of the substrate with a via connecting pad (40a41b), with the via pads on top and bottom sides all being arranged in identical patterns. Solder on the via pads and on the sealing strips is reflowed to effect a completely sealed package and to interconnect vias in each layer with vias in each other layer.
REFERENCES:
patent: 4225900 (1980-09-01), Ciccio
patent: 4320438 (1982-03-01), Ibrahim
patent: 4539622 (1985-09-01), Akasaki
patent: 4551746 (1985-11-01), Gilbert
patent: 5239448 (1993-08-01), Perkins
patent: 5280414 (1994-01-01), Davis
patent: 5371654 (1994-12-01), Beaman
patent: 5435733 (1995-07-01), Chernicky
"3-D packaging using low-temperature cofired ceramic (LTCC)", E. G. Palmer et al, International Journal of Microcircuits & Electronic Packaging, 16 (1993) 4th quarter, No. 4, Reston, VA, USA, pp. 279-284.
"Organic card device carrier", Research Disclosure, May 1990, No. 313, Emsworth, GB. 1 page.
Burney Richard E.
Hayden Warren
Linder Jacques F.
Schreiber Christopher M.
Uyemura David K.
Denson-Low W. K.
Hughes Electronics
Sales M. W.
Tolin Gerald P.
LandOfFree
Three-dimensional integrated circuit stacking does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Three-dimensional integrated circuit stacking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three-dimensional integrated circuit stacking will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1977783