Testability architecture and techniques for programmable interco

Details Testability architecture and techniques for programmable interco Testability architecture and techniques for programmable interco

1992-05-26

1993-05-04

Karlsen, Ernest F.

Electricity: measuring and testing

Measuring, testing, or sensing electricity, per se

With rotor

324158T, 371 28, G01R 3100, G01R 3102

Patent

active

052085309

ABSTRACT:
Apparatus for performing high voltage testing of high-voltage transistors in the programming paths of a user-configurable integrated circuit including a plurality of conductors which may be connected to one another and to functional circuit blocks by programming user-programmable antifuse elements connected thereto to form electronic circuits, prior to formation of the electronic circuits by a user, including circuitry, responsive to signals provided to the integrated circuit from an external source, for temporarily connecting together a first group of the conductors to form a circuit path, the circuit path including the source and drain of at least one of the high-voltage transistors during a selected time period; circuitry for driving the circuit path and the gate of the at least one high-voltage transistor to a first voltage potential during the selected time period; circuitry for driving the bulk semiconductor region in the integrated circuit containing the source and drain of the at least one high-voltage transistor to a second voltage potential different from the first voltage potential during the selected time period, wherein the difference between the first voltage potential and the second voltage potential is more than the voltage necessary to cause degradation of faulty high-voltage transistors but less than the voltage necessary to cause degradation of properly functioning high-voltage transistors; and circuitry for measuring the current flowing between the first and second voltage potentials during the selected time period.

REFERENCES:
patent: 3867618 (1975-02-01), Oliver et al.
patent: 3889188 (1975-06-01), Trindade
patent: 3995215 (1976-11-01), Chu et al.
patent: 4255748 (1981-03-01), Bartlett
patent: 4542340 (1985-09-01), Chakravarti et al.
patent: 4719418 (1988-01-01), Flaker et al.
patent: 4751679 (1988-06-01), Dehganpour
patent: 4958324 (1990-09-01), Devin
patent: 4963825 (1990-10-01), Mielke
patent: 5068604 (1991-11-01), Van de Lagemaat
patent: 5072175 (1991-12-01), Marek

Affiliated with

Also associated with

Rating

Testability architecture and techniques for programmable interco does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Testability architecture and techniques for programmable interco, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testability architecture and techniques for programmable interco will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1977692