Patent
1996-05-20
1998-05-26
Harvey, Jack B.
395293, G06F 13362
Patent
active
057581665
ABSTRACT:
A computer system including amongst its components a host bus coupled to a processor, an intermediate (PCI) bus, an expansion (ISA or EISA) bus, a host bridge coupled between the host and intermediate busses, and an expansion bridge coupled between the intermediate and expansion busses, is disclosed. The host bridge incorporates data buffer management circuitry which examines a write request presented to the host bridge to determine whether the write request is to a device not coupled to the expansion bus. If the write request is to a device not coupled to the expansion bridge, the buffer management allows the write buffer to accept write data associated within the write request. If not, the buffer management circuitry prevents the write buffer from accepting the write data associated with the write request. The data buffer management circuitry may be configured to determine specifically whether the write request is to a graphics frame buffer.
REFERENCES:
patent: 5255374 (1993-10-01), Aldereginia et al.
patent: 5455915 (1995-10-01), Coke
patent: 5517650 (1996-05-01), Bland et al.
patent: 5568619 (1996-10-01), Blackledge et al.
patent: 5588125 (1996-12-01), Bennett
patent: 5619661 (1997-04-01), Crews et al.
patent: 5625779 (1997-04-01), Solomon et al.
patent: 5640520 (1997-06-01), Tetrick
Harvey Jack B.
Intel Corporation
Thai Xuan M.
LandOfFree
Method and apparatus for selectively receiving write data within does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for selectively receiving write data within, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for selectively receiving write data within will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1976806