Static information storage and retrieval – Floating gate – Multiple values
Patent
1999-01-28
2000-10-24
Nelms, David
Static information storage and retrieval
Floating gate
Multiple values
36518528, 257324, G11C 1134
Patent
active
06137718&
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
For the permanent storage of data, nonvolatile EEPROM cells are usually used. Various technologies have been proposed for realising EEPROM cells (see, for example, Lai et al., IEDM Tech. Dig., 1986, pages 580-583).
On the one hand, specific MOS transistors are used as memory cells in the so-called SONOS or MNOS cells. The MOS transistor comprises a gate dielectric comprising at least one silicon oxide layer underneath the gate electrode and a silicon oxide layer between the silicon nitride layer and the channel region. In order to store information, charge carriers are stored in the silicon nitride layer.
The silicon oxide layer has a maximum thickness of 2.2 mm in SONOS cells. The silicon nitride layer usually has a thickness of about 10 nm in modern SONOS memories. A further silicon oxide layer, having a thickness of 3 to 4 nm, is usually provided between the silicon nitride layer and the gate electrode. These nonvolatile memory cells can be written to and erased electrically. During a writing operation, a voltage is applied to the gate electrode such that charge carriers tunnel from the substrate through the silicon oxide layer having a maximum thickness of 2.2 nm into the silicon nitride layer. For erasure, the gate electrode is connected up in such a way that the charge carriers stored in the silicon nitride layer tunnel through the silicon oxide layer having a thickness of 2 nm into the channel region and charge carriers of the opposite conductivity type tunnel from the channel region through the silicon oxide layer into the silicon nitride layer.
SONOS cells having a time period of .ltoreq.10 years for data retention. This time period is too short for many applications, for example for the storage of data in computers.
EEPROM cells with floating gate are used as an alternative to the SONOS cells. These EEPROM cells are suitable for applications in which longer time periods are required for data retention. In these memory cells, a floating gate electrode, which is completely surrounded by dielectric material, is arranged between a control gate electrode and the channel region of the MOS transistor. The information is stored in the form of charge carriers on the floating gate electrode. These memory cells, which are also referred to as FLOTOX cells, can be written to and erased electrically. For this purpose, the control gate electrode is connected to a potential such that charge carriers flow from the channel region onto the floating gate electrode (writing) or charge carriers flow from the floating gate electrode into the channel region (erasure). These FLOTOX cells have time periods of < than 150 years for data retention.
However, they have a complicated structure in comparison with the SONOS cells. Furthermore, FLOTOX cells require more space than SONOS cells since the control gate electrode must laterally overlap the floating gate electrode. Finally, the so-called radiation hardness of FLOTOX cells is limited. Radiation hardness refers to the insensitivity of the stored charge to external radiation sources and/or electromagnetic fields.
In order to increase the storage density in FLOTOX cells, it has been proposed (see, for example, Lai et al., IEDM Tech. Dig., 1986, pages 580-583) to store information in the sense of multi-value logic. In this case, more than 3 logic values are stored by unambiguously assigning a threshold voltage value of the MOS transistor to each logic value. In the course of programming, the different threshold voltage values are set, in dependence on the logic value to be stored, by injecting different quantities of charge.
SUMMARY OF THE INVENTION
The invention is based on the problem of specifying a method for operating a memory cell arrangement in which an increased storage density is achieved compared with the prior art and in which a time period of at least 150 years for data retention is achieved.
In general terms the present invention is a method for operating a memory cell arrangement. The memory cells used are MOS transistors havi
REFERENCES:
patent: 3979582 (1976-09-01), Mims
patent: 4057788 (1977-11-01), Sage
patent: 5311049 (1994-05-01), Tsuruta
patent: 5436481 (1995-07-01), Egawa et al.
patent: 5539690 (1996-07-01), Talreja et al.
patent: 5768184 (1998-06-01), Hayashi et al.
patent: 5818753 (1998-10-01), Gotou
Patent Abstracts of Japan, vol. 7, No. 206, (P-222), Sep. 10, 1983 & JP 58 102394, dated Jun. 17, 1983.
IBM Corp. (1993), IBM Technical Disclosure Bulletin, P.J. Krick, Three State MNOS FET Memory Array, (May 1976), pp. 1-2.
Reprinted from IEDM Tech. Dig., pp. 580-583, (1986), S. K. Lai et al, "Comparison and Trends in Today's Dominant E.sup.2 Technologies", pp. for this article now being 121-124.
IEEE Electron Device Letters, vol. EDL-8, No. 3, Mar. 1987, T. Y. Chan et al, A True-Single-Transistor Oxide-Nitride-Oxide EEPROM Device, pp. 93-95.
Ho Hoal V.
Nelms David
Siemens Aktiengesellschaft
LandOfFree
Method for operating a non-volatile memory cell arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for operating a non-volatile memory cell arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for operating a non-volatile memory cell arrangement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1971494