Static information storage and retrieval – Associative memories – Ferroelectric cell
Patent
1999-03-26
2000-10-24
Nelms, David
Static information storage and retrieval
Associative memories
Ferroelectric cell
36518907, 36523004, G11C 1502
Patent
active
061377074
ABSTRACT:
A method and apparatus for simultaneously performing a plurality compare operations in a content addressable memory (CAM) device. For one embodiment, the CAM device includes a CAM array having a plurality of CAM cells, a first comparand register for storing first comparand data, and a second comparand register for storing second comparand data. Each CAM cell receives the first comparand data over a first set of compare lines, and receives the second comparand data over a second set of compare lines. Each CAM cell has a memory cell and multiple compare circuits that can individually and simultaneously compare the first and second comparand data with data stored in the memory cell. The result of each comparison is reflected on a corresponding match line. The match lines are then selectively coupled to a priority encoder to determine a match address corresponding to each compare operation. For one embodiment, the CAM cells may be ternary CAM cells each having a mask cell.
REFERENCES:
patent: 3257646 (1966-06-01), Roth
patent: 3353159 (1967-11-01), Lee, III
patent: 3602899 (1971-08-01), Lindquist et al.
patent: 3675211 (1972-07-01), Raviv
patent: 3685020 (1972-08-01), Meade
patent: 3868642 (1975-02-01), Sachs
patent: 4112502 (1978-09-01), Scheuneman
patent: 4244033 (1981-01-01), Hattori
patent: 4472805 (1984-09-01), Wacyk et al.
patent: 4523301 (1985-06-01), Kadota et al.
patent: 4646271 (1987-02-01), Uchiyama et al.
patent: 4656626 (1987-04-01), Yudichak et al.
patent: 4670858 (1987-06-01), Almy
patent: 4747080 (1988-05-01), Yamada
patent: 4758982 (1988-07-01), Price
patent: 4780845 (1988-10-01), Threewitt
patent: 4785398 (1988-11-01), Joyce et al.
patent: 4791606 (1988-12-01), Threewitt et al.
patent: 4813002 (1989-03-01), Joyce et al.
patent: 4845668 (1989-07-01), Sano et al.
patent: 4903234 (1990-02-01), Sakuraba et al.
patent: 4928260 (1990-05-01), Chuang et al.
patent: 4958377 (1990-09-01), Takahashi
patent: 4959811 (1990-09-01), Szczepanek
patent: 4975873 (1990-12-01), Nakabayashi et al.
patent: 4996666 (1991-02-01), Duluk, Jr.
patent: 5010516 (1991-04-01), Oates
patent: 5014195 (1991-05-01), Farrell et al.
patent: 5036486 (1991-07-01), Noguchi et al.
patent: 5051948 (1991-09-01), Watabe et al.
patent: 5053991 (1991-10-01), Burrows
patent: 5107501 (1992-04-01), Zorian
patent: 5111427 (1992-05-01), Kobayashi et al.
patent: 5226005 (1993-07-01), Lee et al.
patent: 5265100 (1993-11-01), McClure et al.
patent: 5319589 (1994-06-01), Yamagata et al.
patent: 5319590 (1994-06-01), Montoye
patent: 5383146 (1995-01-01), Threewitt
patent: 5414704 (1995-05-01), Spinney
patent: 5440709 (1995-08-01), Edgar
patent: 5446685 (1995-08-01), Holst
patent: 5454094 (1995-09-01), Montoye
patent: 5455576 (1995-10-01), Clark, II et al.
patent: 5469161 (1995-11-01), Bezek
patent: 5485418 (1996-01-01), Hiraki et al.
patent: 5490102 (1996-02-01), Jubran
patent: 5491703 (1996-02-01), Barnaby et al.
patent: 5513134 (1996-04-01), Cooperman et al.
patent: 5517441 (1996-05-01), Dietz et al.
patent: 5598115 (1997-01-01), Holst
patent: 5642114 (1997-06-01), Komoto et al.
patent: 5696449 (1997-12-01), Atallah et al.
patent: 5706224 (1998-01-01), Srinivasan
patent: 5859791 (1999-01-01), Schultz et al.
patent: 5870324 (1999-02-01), Helwig et al.
patent: 5933363 (1999-08-01), Shindo
patent: 5940852 (1999-08-01), Rangasayee et al.
patent: 6044005 (2000-03-01), Gibson et al.
Music Semiconductors, "MU9C2480 LANCAM Preliminary Data Sheet", Aug. 25, 1995, pp. 1-24.
GEC Plessey Semiconductors Preliminary Information, "2800 2K.times.64 Bit Multi-Port Content Addressable Memory", Feb. 1997, pp. 1-15.
Music Semiconductor, "The MU9C1480 LANCAM Handbook", Rev. 3, Nov. 1994, pp. 1-1 through 7-12.
Music Semiconductors, "MU9C1480 LANCAM" Advanced Information, Mar. 22, 1990, pp. 1-11.
KLSI, "Address Processor", KE5B064H series-Dual Port and Fixed Table Type-, Version 1.0.1, published approximately late 1995 or early 1996, pp. 1-1 through 14-1.
KLSI, "KE5B064A1 Addressable Processor", Version 2.0.2, published approximately late 1995 or early 1996, pp. 1-1 through 12-1.
Music Semiconductors, "MUAA.TM. CAM Family" Advanced Information, Feb. 24, 1998, Rev. O, pp. 1-16.
Soo-Ik Chae et al., "Content-Addressable Memory for VLSI Pattern Inspection", IEEE Journal of Solid State Circuits, vol. 23, No. 1, Feb. 1998, pp. 74-78.
Yong-Chul Shin et al., "A Special-Purpose Content Addressable Memory Chip for Real-Time Image Processing", IEEE Journal of Solid-State Circuits, vol. 27, No. 5, May 1992, pp. 737-744.
Sergio R. Ramirez-Chavez, "Encoding Don't Cares in Static and Dynamic Content-Addressable Memories", Transaction Briefs, IEEE Transactions on Circuits and System-II: Analog and Digital Signal Processing, vol. 39, No. 8, Aug. 1992, pp. 575-578.
Ian N. Robinson, Hewlett-Packard Laboratories, "Pattern-Addressable Memory", Jun. 1992, pp. 20-30.
Keikichi Tamaru, "The Trend of Functional Memory Development", Invited Paper Special Issue on LSI Memories, IEICE Trans. Electron., vol. E76-C, No. 11, Nov. 1993, pp. 1545-1554.
Takeshi Ogura et al., "A 4-kbit Associative Memory LSI", IEEE Journal of solid-State Circuites, vol. SC-20, No. 6, Dec. 1985, pp. 1277-1281.
Hiroshi kadota et al., "An 8-kbit Content-Addressable and Reentrant Memory", IEEE Journal of Solid-State Circuts, vol. SC-20, No. 5, Oct. 1985, pp. 951-956.
Simon R. Jones et al., "A 9-kbit Associative Memory for High-speed Parallel Processing Applications", IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988m pp. 543-548.
Anthony J. McAuley et al., "A Self-Testing Reconfigurable CAM", IEEE Journal of Solid-State Circuits, vol. 26, No. 3, Mar. 1991, pp. 257-261.
Landrock et al., "Associative Storage Module", IBM Technical Disclosure Bulletin, vol. 25, No. 5, Oct. 1982, pp. 2341-2342.
Masao Akata, "A Scheduling Content-Addressable Memory for ATM Space-Division Switch Control", IEEE International Solid State Circuits Conference, Feb. 1991, New York.
Ghose et al., "Response Pipelined CAM Chips: The First Generation and Beyond", 7.sup.th International conference on VLSI Design, Jan. 1994, pp. 365-368.
Khanna Sandeep
Nataraj Bindiganavale S.
Srinivasan Varadarajan
Le Thong
Nelms David
NetLogic Microsystems
LandOfFree
Method and apparatus for simultaneously performing a plurality o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for simultaneously performing a plurality o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for simultaneously performing a plurality o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1971339