Universal buffered interface for coupling multiple processors, m

Details Universal buffered interface for coupling multiple processors, m Universal buffered interface for coupling multiple processors, m

1996-12-23

1999-02-09

Eng, David Y.

G06F 1516

Patent

active

058705724

ABSTRACT:
A multiprocessor data processing system includes a group of computational data processor nodes including at least one communication data processor node, at least one shared global memory with memory banks, and a number of bus interfaces each coupled between one of a set of local buses and a global bus. Each interface includes a number of input queues and output queues coupled between the local bus and the global bus. The interface supports the use of an inter-processor communication (IPC) mechanism that allows any processor to send an interrupt to any other processor in the system during a single global bus cycle. An interrupt mask is transferred over the address bus during a specially marked bus cycle, with the interrupt mask identifying the processor or processors to be interrupted for interprocessor communication.

REFERENCES:
patent: 4032899 (1977-06-01), Jenny
patent: 4075686 (1978-02-01), Calle
patent: 4085448 (1978-04-01), Kogge
patent: 4281380 (1981-07-01), DeMesa et al.
patent: 4320452 (1982-03-01), Kempf et al.
patent: 4424565 (1984-01-01), Larson
patent: 4442504 (1984-04-01), Dummermuth et al.
patent: 4470114 (1984-09-01), Gerhold
patent: 4493021 (1985-01-01), Agrawal et al.
patent: 4545068 (1985-10-01), Tabata
patent: 4562535 (1985-12-01), Vincent et al.
patent: 4591976 (1986-05-01), Webber et al.
patent: 4630193 (1986-12-01), Kris
patent: 4639860 (1987-01-01), Peters
patent: 4660141 (1987-04-01), Ceccon et al.
patent: 4672570 (1987-06-01), Benken
patent: 4736319 (1988-04-01), DasGupta et al.
patent: 4755930 (1988-07-01), Wilson, Jr. et al.
patent: 4799186 (1989-01-01), Ployette
patent: 4805169 (1989-02-01), Asselt
patent: 4839800 (1989-06-01), Barlow et al.
patent: 4847757 (1989-07-01), Smith
patent: 4862350 (1989-08-01), Orr et al.
patent: 4870704 (1989-09-01), Matelan et al.
patent: 4896266 (1990-01-01), Klashka et al.
patent: 4901226 (1990-02-01), Barlow
patent: 4905145 (1990-02-01), Sauber
patent: 4928224 (1990-05-01), Zulian
patent: 4935894 (1990-06-01), Ternes et al.
patent: 5050072 (1991-09-01), Earnshaw et al.
patent: 5136717 (1992-08-01), Morley
patent: 5163151 (1992-11-01), Branikorski
patent: 5418952 (1995-05-01), Morley
patent: 5463755 (1995-10-01), Dumarot et al.

Affiliated with

Also associated with

Rating

Universal buffered interface for coupling multiple processors, m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Universal buffered interface for coupling multiple processors, m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Universal buffered interface for coupling multiple processors, m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1958119