Delayed transaction protocol for computer system bus

Details Delayed transaction protocol for computer system bus Delayed transaction protocol for computer system bus

1996-12-31

1999-02-09

Ray, Gopal C.

395292, 395309, G06F 1300

Patent

active

058705678

ABSTRACT:
A computer system has a processor bus under control of the microprocessor itself, and this bus communicates with main memory, providing high-performance access for most cache fill operations. In addition, the system includes one or more expansion buses, preferably of the PCI type in the example embodiment. A host-to-PCI bridge is used for coupling the processor bus to the expansion bus. Other buses may be coupled to the PCI bus via PCI-to-(E) ISA bridges, for example. The host-to-PCI bridge contains queues for posted writes and delayed read requests. All transactions are queued going through the bridge, upstream or downstream. According to a feature of the invention, provision is made for split transactions, i.e., a read request which is not satisfied while the processor requesting it is still on the bus, but instead the bus is relinquished and other transactions intervene before the read result is available. A contemporary microprocessor such as a P6 has a deferred transaction protocol to implement split transactions, but this protocol is not available on a PCI bus. Split transactions are done by a "retry" command on a PCI bus, wherein a read request that cannot be completed immediately is queued and a "retry" response is sent back to the requester on the bus; this instructs the requester to retry (send the same command again) at a later time.

REFERENCES:
patent: 5533204 (1996-07-01), Tipley
patent: 5535340 (1996-07-01), Bell et al.
patent: 5594882 (1997-01-01), Bell
patent: 5613075 (1997-03-01), Wade et al.
patent: 5708794 (1998-01-01), Parks et al.
Chapter 14: Transaction Deferral and Chapter 25: 450GX and KX Chipsets, Pentium Pro System Architecture U.S.A. (1997)(First printing Dec. 1996).

Affiliated with

Also associated with

Rating

Delayed transaction protocol for computer system bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delayed transaction protocol for computer system bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delayed transaction protocol for computer system bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1958036