Boots – shoes – and leggings
Patent
1995-03-10
1996-09-03
Envall, Jr., Roy N.
Boots, shoes, and leggings
3647485, 341 75, G06F 102, G06F 700, G06F 1500, H03M 750
Patent
active
055530125
ABSTRACT:
A circuit and method for computing an exponential signal x.sup.g is provided. The circuit includes a logarithm converter which converts an input signal to binary word that represents the logarithm of an input signal x. A first shift register shifts the binary word in a bit-wise fashion to produce a first intermediate value; while a second shift register shifts the binary word in a bit-wise fashion to produce a second intermediate value. The shift registers may be implemented using multiplexers. The shifting operations are equivalent to multiplying the intermediate values by a factor which is a power of two. The first intermediate value is either added to or subtracted from the second intermediate value to produce a combined value. An inverse-logarithm converter converts the combined value to the exponential signal.
REFERENCES:
patent: 3551663 (1970-12-01), Herron et al.
patent: 3632996 (1972-01-01), Paine et al.
patent: 3748451 (1973-07-01), Ingwersen
patent: 3922536 (1975-11-01), Hampel et al.
patent: 3967100 (1976-06-01), Shimomura
patent: 4156922 (1979-05-01), Majerski et al.
patent: 4225933 (1980-09-01), Monden
patent: 4626825 (1986-12-01), Burleson et al.
patent: 4949292 (1990-08-01), Hoshino et al.
patent: 5042001 (1991-08-01), Brightman et al.
patent: 5073867 (1991-12-01), Murphy et al.
patent: 5220559 (1993-06-01), Tsuzuki et al.
patent: 5278945 (1994-01-01), Basehore et al.
patent: 5343254 (1994-08-01), Wada et al.
A Logarithmic Vector Processor for Neural Net Applications by Steve Richfield, Neurosoft, IEEE First International Conference on Neural Networks, Sheraton Harbor Island East, San Diego, California, Jun. 21-24, 1987.
A Multiplier-Less Digital Neural Network by L. Spaaneburg, B. Hoefflinger, S. Neusser, J. A. G. Nijhuis, A. Siggelkow, IMS, Stuttgart, Germany, Proceedings of the 2nd Int'l Conference on Microelectronics for Neural Networks, Oct. 16-18, 1991, Munich, F. R. Germany.
Algorithm Design for a 30 bit Integrated Logarithmic Processor by David M. Lewis and Lawrence K. Yu, Department of Electrical Engineering, University of Toronto, Proceeding 9th Symposium on Computer Arithmetic, 1989, IEEE Comp. Soc. Press. pp. 192-199.
An Architecture for Addition and Subtraction of Long Word Length Numbers in the Logarithmic Number System by David M. Lewis, Member, IEEE, IEEE Transactions on Computers, vol. 39, No. 11, Nov. 1990, pp. 1325-1336.
A 30-b Integrated Logarithmic Number System Processor by Lawrence K. Yu, Member, IEEE, and David M. Lewis, Member, IEEE, IEEE Journal of Solid-State Circuits, vol. 26, No. 10, Oct. 1991, pp. 1433-1440.
An Accurate LNS Arithmetic Unit Using Interleaved Memory Function Interpolator by David M. Lewis, Department of Electrical Engineering, University of Toronto, Proceeding 11th Symposium on Computer Arithmetic, 1993, IEEE Comp. Soc. Press, pp. 2-9.
Interleaved Memory Function Interpolators with Application to an Accurate LNS Arithmetic Unit by David M. Lewis, Member, IEEE, IEEE Transactions on Computers, vol. 43, No. 8, Aug. 1994, pp. 974-982.
Table-Lookup Algorithms for Elementary Functions and Their Error Analysis by Ping Tak Peter Tang, Mathematics and Computer Schience Division, Argonne National Laboratory, 9700 S. Cass Ave., Argonne, IL 60439-4801, Proceeding 10th Symposium on Computer Arithmetic, Jun. 1991, pp. 232-236.
Applying Features of IEEE 754 to Sign/Logarithm Arithmetic by Mark G. Arnold, Member, IEEE, Thomas A. Bailey, Member, IEEE, John R. Cowles, and Mark D. Winkel, IEEE Transactions on Computers, vol. 41, No. 8, Aug. 1992, pp. 1040-1050.
D8.13 Improved Accuracy for Logarithmic Addition in DSP Applications by Mark G. Arnold, John Cowles, and Thomas Bailey, Computer Science Department, University of Wyoming, Laramie, WY, ICASSP 88:Int. Conf. on Acoustics, Speech and Signal Processing, vol. 3 pp. 1714-1717.
Redundant Logarithmic Number Systems by M. G. Arnold, T. A. Bailey, J. R. Cowles, J. J. Cupal, University of Wyoming, Laramie, WY, Proceeding of 9th Symposium on Computer Arithmetic, pp. 144-151, IEEE Comp. Soc. Press.
Comments on "An Architecture for Addition and Subtraction of Long Word Length Numbers in the Logarithmic Number System" by M. Arnold, T. Bailey and J. Cowles, IEEE Transactions on Computers, vol. 41, No. 6, Jun. 1992, pp. 786-788.
Redundant Logarithmic Arithmetic, Mark G. Arnold, Member IEEE, Thomas A. Bailey, Member IEEE, John R. Cowles, and Jerry J. Cupal, Members IEEE, IEEE Transactions on Computers, vol. 39, No. 8, Aug. 1990, pp. 1077-1086.
The Efficient Implementation and Analysis of a Hybrid Number System Processor, Fang-shi Lai, IEEE Transactions on Circuits and Systems, II: Analog and Digital Signal Processing. vol. 40, No. 6, Jun. 1993, pp. 382-392.
Polynomial and Standard Higher Order Neural Network, Chir-Ho Chang, Jin-Ling Lin, and J. Y. Cheung, Electrical Engineering and Computer Science, University of Oklahoma, 1993 IEEE International Conference on Neural Networks, Mar. 28-Apr. 1, 1993, pp. 989-994.
A Digital Neuron-Type Processor and Its VLSI Design, Mahmoud K. Habib, Member, IEEE, and H. Akel, 8090 IEEE Transactions on Circuits and Systems 36(1989)May, No. 5, New York, US, pp. 739-746.
A Neural Feed-Forward Network with a Polynomial Nonlinearity, Nils Hoffmann, Electronics Institute, Building 349, Technical University of Denmark, DK-2800 Lyngby, Denmark, Neural Networks for Signal Processing, Proceedings of the IEEE-SP Workshop, Aug. 31-Sep. 2, 199?, pp. 49-58.
A Polynomial time Algorithm for Generating Neural Networkes for Classification Problems, Asim Roy and Somnath Mukhopadhyay, Dept. of Decision and Information Systems, Arizona State University, IJCNN, 1992, 0-7803-0559-0/92 IEEE, pp. I-147-152.
Modeling systems with Polynomial Networks, Tools for Predicting Behavior, Peter D. Varhol, Programmer's Workbench, Dr. Dobb's Journal, Sep. 1993, Begins on p. 76.
AIM Outperforms Neural Networks and Regression, Mark Shewhart, USAF (IEEE Spectrum), AbTech Corporation, Charlotteville, VA 22903.
Polynomial Functions Can Be Realized by Finite Size Multilayer Feedforward Neural Networks, Naohiro TODA, Ken-ichi Funahashi and Shiro USUI, Department of Information and Computer Sciences, Toyohashi University of Technology, Tempaku, Toyohashi 441, Japan, 1991 IEEE International Joint Conference on Neural Networks, vol. 1 of 3, The Westin Stamford and Westin Plaza, 18-21, Nov. 1991, Singapore.
An Artificial Neural Networks for Approximating Polynomial Functions, Behnam Malakooti and YingQing Zhou, Department of Ssystems Engineering, Center for Automation and Intelligent Systmes Research, Case Western Reserve University, Cleveland, Ohio, International Joint Conference on Neural Networks, Jun. 1992, pp. III-966-III-971.
Recursive Reduction in Finite Ring Computations, D. Zhang, G. A. Jullien, W. C. Miller, VLSI Research Group, Department of Electrical Engineering, University of Windsor, Windsor, Ontario Canada N9B 3P4, Twenty-Third Asilomar conf. on Signals, systems and Computers, Conference Record vol. 2of2, pp. 854-857.
Robot Kinematics Learning Computations Using Polynomial Neural Networks, C. L. Philip Chen and A. D. McAulay, Department of Computer Science and Engineering, Wright State University, Dayton, OH 45435, Proceedings of the 1991 IEEE, International Cof. on Robotics and Automation, Sacramento, CA, Apr. 1991, pp. 2638-2643.
Backpropagation Based on the Logarithmic Error Function and Elimination of Local Minima, Kiyotoshi Matsuoka and Jianqiang Yi, Department of Control Engineering, Kyushu Institute of Technology, Sensul 1-1. Tobata. Kitakyushu, 804 Japan, CH3065.-0/91/0000-1117 IEEE, pp. 1117-1112.
Output Weight Optimization for the Multi-Layer Perceptron by M. T. Manry, Xiujun Guan, S. J. Apollo, L. S. Allen, W. D. Lyle, and W. Gong, Department of Electrical Engineering, University of Texas at Arlington, Arlington, Texas, Conference Record of the Twenty Sixth Asilomar conf. on Signals and Computers, Oct. 26-28, 1992, pp. 502-506.
Highly-automated, Non-parametric statistical learning for autonomous target recognition, Keith C. Drake, AbTech Corporation, 700 Harris Street, Charlottesville
Buss John M.
Dworkin James D.
Lloyd Scott E.
Pan Shao W.
Smith Stephen L.
Envall Jr. Roy N.
Lindsey Michael K.
Moise Emmanuel L.
Motorola Inc.
Stuckman Bruce E.
LandOfFree
Exponentiation circuit utilizing shift means and method of using does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Exponentiation circuit utilizing shift means and method of using, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Exponentiation circuit utilizing shift means and method of using will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1956273