Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-10-24
1999-02-09
Mai, Son
Static information storage and retrieval
Floating gate
Particular biasing
36518521, 365210, G11C 1606
Patent
active
058703365
ABSTRACT:
To improve the reading time of a memory, it is determined when a word line will be completely charged by making an additional memory cell, connected to an additional bit line, at the end of this word line. The additional memory cells are all in a programming state such that they enable the detection of a read current positively. Furthermore, by programming these cells insufficiently, they become conductive before the normal cells of the memory array. This instant is used to activate the reading of the cells of the memory array.
REFERENCES:
patent: 5029135 (1991-07-01), Okubo
patent: 5091888 (1992-02-01), Akaogi
patent: 5537349 (1996-07-01), Devin
patent: 5563826 (1996-10-01), Pascucci et al.
patent: 5650966 (1997-07-01), Cleveland et al.
patent: 5757697 (1998-05-01), Briner
French Search Report from French application No. 96/13080, filed Oct. 15, 1997.
Patent abstract from Japan vol. 018, No. 519 & JP 06 176583, invented by Shigeru, pub. date Apr. 24, 1994.
Mai Son
SGS-Thomson Microelectronics S.A.
LandOfFree
Memory with improved reading time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory with improved reading time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory with improved reading time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1955696