Patent
1980-12-23
1983-08-23
Clawson, Jr., Joseph E.
357 52, 357 73, H01L 2934
Patent
active
044007167
ABSTRACT:
A semiconductor device with a planar p-n junction and a guard ring region, wherein an oxide film is covered on the surface between the p-n junction and the guard ring, and a glass film is formed on the surface surrounding the guard ring region.
REFERENCES:
patent: 3643136 (1972-02-01), Tuft
patent: 3760242 (1973-09-01), Duffy et al.
J. White, "Structure Capable of Withstanding High Reverse Energy," RCA Tech. Notes, #1239, May 5, 1980.
Hideshima Makoto
Tani Keizo
Clawson Jr. Joseph E.
Tokyo Shibaura Denki Kabushiki Kaisha
LandOfFree
Semiconductor device with glass layer contacting outer periphery does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device with glass layer contacting outer periphery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with glass layer contacting outer periphery will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1949544