Boots – shoes – and leggings
Patent
1996-01-16
1996-09-24
Pan, Daniel H.
Boots, shoes, and leggings
395734, 395735, 395737, 395739, 395741, 395800, 364DIG1, 364DIG2, G06F 1324
Patent
active
055600190
ABSTRACT:
An interrupt steering control mechanism includes an interrupt target register storing a code identifying a particular interrupt target processor to receive undirected interrupts within a multiple processor computer system. The computer operating system assigns a particular processor to be a current interrupt target by writing the identifying processor code in to the interrupt target register. A system interrupt pending register permits any processor to ascertain whether an interrupt source has requested service. Each interrupt service request is assigned an interrupt priority determining when the particular processor will service the interrupt in relation to other interrupts pending for that processor. An interrupt target mask register permits the current interrupt target processor to delay service of the interrupt request until some later time, and any processor may assert ownership of the current interrupt target. Appropriate bits within a processor interrupt register for each processor indicates whether soft or hard directed interrupts at any priority level are pending for that processor. The processor identified to be the current interrupt target also receives pending hard undirected interrupts, as indicated by appropriate bits within a system interrupt pending register.
REFERENCES:
patent: 4124888 (1978-11-01), Washburn
patent: 4271468 (1981-06-01), Christensen et al.
patent: 4349873 (1982-09-01), Gunter et al.
patent: 4604500 (1986-08-01), Brown et al.
patent: 4644465 (1987-02-01), Imamura
patent: 4769768 (1988-09-01), Bomba et al.
patent: 4779195 (1988-10-01), James
patent: 4796176 (1989-01-01), D'Amico et al.
patent: 4843541 (1989-06-01), Bean et al.
patent: 5133056 (1992-07-01), Miyamori
patent: 5222215 (1993-06-01), Chou et al.
patent: 5283904 (1994-02-01), Carson et al.
patent: 5287523 (1994-02-01), Allison et al.
D. Giroir, et al., "Interrupt Dispatching Method for Multiprocessing System", Sep. 1984, IBM Technical Disclosure Bulletin, vol. 27, No. 4B, pp. 2356-2359.
A. Cantoni, B. E., Ph.D., "A Technique for Interrupt Distribution In A Multiprocessor System", Oct. 1982, Software & Microsystems, vol. 1, No. 6, pp. 153-159.
Nguyen Dzung C.
Pan Daniel H.
Sun Microsystems Inc.
LandOfFree
Method and apparatus for handling interrupts in a multiprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for handling interrupts in a multiprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for handling interrupts in a multiprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1948157