Boots – shoes – and leggings
Patent
1993-03-18
1996-09-24
Sheikh, Ayaz R.
Boots, shoes, and leggings
395306, 395849, 364DIG1, 364240, 3642408, G06F 1300
Patent
active
055599672
ABSTRACT:
In a computer bus arrangement in which a plurality of nodes are interconnected by communication links, control signals are exchanged between the nodes concerning the transmission rate of a data message to be transmitted and the reception rate capability of the nodes. The data message is passed to those nodes which have a reception rate capability which matches or exceeds the transmission rate associated with the message. The other nodes receive a mock data message at a rate within their capability. In order to aid in synchronization within the bus arrangement, the duration of the mock data message is the same as the data message received by the other nodes, even though they are transmitted at different rates.
REFERENCES:
patent: 3980993 (1976-09-01), Bredart et al.
patent: 4156798 (1979-05-01), Doelz
patent: 4229815 (1980-10-01), Cummiskey
patent: 4307265 (1981-12-01), Hagen et al.
patent: 4476527 (1984-10-01), Clayton, IV
patent: 4488226 (1984-12-01), Wagner, Jr. et al.
patent: 4607345 (1986-08-01), Mehta
patent: 4663766 (1987-05-01), Bremer
patent: 4771391 (1988-09-01), Blasbalg
patent: 4856023 (1989-08-01), Singh
patent: 5023869 (1991-06-01), Grover et al.
patent: 5103446 (1992-04-01), Fischer
patent: 5208809 (1993-05-01), Fergeson et al.
patent: 5220211 (1993-06-01), Christopher et al.
patent: 5220561 (1993-06-01), Nuhn et al.
patent: 5230071 (1993-07-01), Newman
patent: 5263172 (1983-11-01), Olnowich
patent: 5280587 (1994-01-01), Shimodaira et al.
patent: 5289582 (1994-02-01), Hirata et al.
patent: 5291588 (1994-03-01), Kohtz et al.
patent: 5327581 (1994-07-01), Goldberg
patent: 5335337 (1994-08-01), Gagliardo et al.
patent: 5361399 (1994-11-01), Linquist et al.
patent: 5400329 (1995-03-01), Tokura et al.
patent: 5412783 (1995-05-01), Skokan
Brunt Roger Van
Oprescu Florin
Apple Computer Inc.
Sheikh Ayaz R.
LandOfFree
Method and apparatus for a dynamic, multi-speed bus architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a dynamic, multi-speed bus architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a dynamic, multi-speed bus architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1947384