Computer graphics processing and selective visual display system – Display driving control circuitry – Controlling the condition of display elements
Patent
1994-03-22
1996-09-24
Bayerl, Raymond J.
Computer graphics processing and selective visual display system
Display driving control circuitry
Controlling the condition of display elements
395166, 345186, G06F 1200
Patent
active
055599524
ABSTRACT:
A frame buffer cache is arranged to store part of image data in an image memory so that a CPU and a drawing processor can perform image data read/write operations by only accessing the frame buffer cache. Therefore, the image data read/write operations of the CPU and the drawing processor can be performed simultaneously with the access to a dual port image memory, thus improving the drawing performance of the CPU and the drawing processor.
REFERENCES:
patent: 5131080 (1992-07-01), Fredrickson
patent: 5276851 (1994-01-01), Thacker et al.
patent: 5287487 (1994-02-01), Priem et al.
patent: 5392407 (1995-02-01), Heil
patent: 5426739 (1995-06-01), Lin
L. Gwennap, "Intel Provides PCI Chip Set for Pentium . . . ", Microprocessor Report; V7, n4, p. 18(3), Mar. 1993.
M. Hogan, "Zeos and Gateway VL-bus PCs offer speed and Performance for Windows", PC World, V11, n1 p. 65(1), Jan. 1993.
Hayes, J. P.: "Computer Architecture and Organization", McGraw-Hill, New York, 1988 pp. 469, 470, 476, 477.
Bayerl Raymond J.
Chauhan U.
Kabushiki Kaisha Toshiba
LandOfFree
Display controller incorporating cache memory dedicated for VRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Display controller incorporating cache memory dedicated for VRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Display controller incorporating cache memory dedicated for VRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1947243