Data processing system with microprocessor/cache chip set direct

Details Data processing system with microprocessor/cache chip set direct Data processing system with microprocessor/cache chip set direct

1993-09-30

1997-09-23

Robertson, David L.

395481, G06F 1340

Patent

active

056713720

ABSTRACT:
A cache of a CPU/cache chip set, has a wide data path that is directly coupled, to a memory data bus having a narrow data path. The coupling is effected by a data transfer path comprising only conductors without any additional components that would introduce signal propagation delays. Cache data transfers are initiated by a cache controller. A bus controller provides data transfer control signals to transfer sets of data where each set has the same number of bits as the width of the memory bus. Data is transferred in burst cycles comprising a plurality of cache data transfer cycles. Each of the latter cycles comprises a plurality of memory bus cycles.

REFERENCES:
patent: 4905188 (1990-02-01), Chuang et al.
patent: 5067071 (1991-11-01), Schaxim
patent: 5081576 (1992-01-01), Ward
patent: 5155843 (1992-10-01), Row
patent: 5163131 (1992-11-01), Stamm
patent: 5228134 (1993-07-01), MacWilliams et al.
patent: 5257236 (1993-10-01), Sharp
patent: 5333294 (1994-07-01), Schnell
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5473770 (1995-12-01), Vrba
patent: 5504875 (1996-04-01), Mills et al.

Affiliated with

Also associated with

Rating

Data processing system with microprocessor/cache chip set direct does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system with microprocessor/cache chip set direct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system with microprocessor/cache chip set direct will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1941881