Boots – shoes – and leggings
Patent
1992-07-24
1995-02-21
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364489, 364490, G06F 1518
Patent
active
053922271
ABSTRACT:
A system and method accurately translate a structural data file (30) that describes a complex logic circuit into a simulation model file (40) executable by a simulator (42). A net-list (34) is traversed, and the resulting model description is compiled into structural partitions including a WHEN-CONDITION partition (WC) that identify boundaries between synchronous and asynchronous subcircuits. The simulation model is also divided into execution time levels by a partitioned levelization method. Asynchronous feedback loops, which ordinarily lead to levelization failures, are correctly modeled by inserting time delay "levelers" (254, 262) into the feedback loop model. The resulting simulation model includes re-evaluation and evaluation stability checking steps (152, 230, 232, 276) that provide correct functional and timing evaluation of the simulation model.
REFERENCES:
patent: 4342093 (1982-07-01), Miyoshi
patent: 5036473 (1991-07-01), Butts et al.
patent: 5062067 (1991-10-01), Schaefer et al.
patent: 5067091 (1991-11-01), Nakazawa
patent: 5068812 (1991-11-01), Schaefer et al.
van der Hoeven, "A Model for the High-Level Description and Simulation of VLSI Networks," IEEE Micro, Aug. 1990, pp. 41-48.
Lee et al., "Two New Techniques for Compiled Multi-Delay Simulation," 1992, IEEE, pp. 175-179.
Maurer et al., "Compiled Unit-Delay Simulation for Cyclic Circuits," 1992, IEEE, pp. 184-188.
"SSIM: A Software Levelized Compiled-Code Simulator," L, Wang, N. Hoover, E. Porter, and J. Zasio, Proceedings of the 24th ACM/IEEE Design Automation Conference, 1987, paper 2.1, pp. 2-8.
"Techniques for Unit-Delay Compiled Simulation," P. Maurer and Z. Wang, Proceedings of the 27th ACM/IEEE Design Automation Conference, 1990, paper 27.1, pp. 480-484.
"LECSIM: A Levelized Event Driven Compiled Logic Simulator," Z. Wang and P. Maurer, Proceedings of the 27th ACM/IEEE Design Automation Conference, 1990, paper 27.3, pp. 491-496.
"Hierarchical Topological Sorting of Apparent Loops via Partitioning," John F. Beetem, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 2, No. 5, May 11, 1992, pp. 607-619, New York, N.Y.
"Scheduling Blocks of Hierarchical Compiled Simulation of Combinational Circuits," Peter M. Maurer, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, No. 2, Feb. 10, 1991, pp. 184-192, New York, N.Y.
Garbowski Leigh Marie
Logic Modeling Corporation
Teska Kevin J.
LandOfFree
System and method for generating electronic circuit simulation m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for generating electronic circuit simulation m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for generating electronic circuit simulation m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1940118