Fishing – trapping – and vermin destroying
Patent
1991-01-22
1993-06-08
Quach, T. N.
Fishing, trapping, and vermin destroying
437 20, 437162, 148DIG19, H01L 21265, H01L 21283
Patent
active
052179249
ABSTRACT:
A method for forming a shallow junction (56) with a relatively thick metal silicide (52) thereover is provided. A first relatively thin layer (38) of a metal is deposited over the surface of a semiconductor substrate. An impurity (40) is then implanted (42) into or through the first layer (38). A relatively thick second layer (48) of metal is deposited over the first layer (38). An anneal process (50) is then performed to out-diffuse the impurities (40) from the first layer (38) into the substrate (32). The anneal also forms a combined metal silicide (52) from the first layer (38) and the second layer (48). The junction (56) thus formed has less surface damage, reduced spiking and reduced implant straggle than junctions formed according to the prior art. An alternate technique is also disclosed wherein an implant into or through a silicide layer is utilized.
REFERENCES:
patent: 4339869 (1982-07-01), Reihl et al.
patent: 4551908 (1985-11-01), Nagasawa et al.
patent: 4558507 (1985-12-01), Okabayashi et al.
patent: 4587718 (1986-05-01), Haken et al.
patent: 4622735 (1986-11-01), Shibata
patent: 4788160 (1988-11-01), Havemann et al.
Wong, D. L., et al., "A Novel Silicided Shallow Junction Technology for CMOS VLSI", Materials Research Society Symp. Proc., vol. 71, 1986 Materials Research Society, pp. 379-385.
Horiuchi, M., et al. "Solid-II: High-Voltage High-Gain Kilo-Angstrom-Channel-Length CMOSFET's Using Silicide with Self-Aligned Ultrashallow (3S) Junction", IEEE Transactions on Electron Devices, vol. ED-33, No. 2, Feb., 1986, pp. 260-268.
Nagasawa, E. et al., "Mo-- and Ti-Silicided Low-Resistance Shallow Junctions Formed Using the Ion Implantation Through Metal Technique", IEEE Transactions on Electron Devices, vol. ED-34, No. 3, Mar., 1987, pp. 581-586.
Havemann Robert H.
Rodder Mark S.
Donaldson Richard L.
Kesterson James C.
Quach T. N.
Stoltz Richard A.
Texas Instruments Incorporated
LandOfFree
Method for forming shallow junctions with a low resistivity sili does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming shallow junctions with a low resistivity sili, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming shallow junctions with a low resistivity sili will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1933881