Method and apparatus for reduction of sinusoidal phase jitter in

Pulse or digital communications – Repeaters – Testing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

375120, 329122, H04L 100

Patent

active

046898042

ABSTRACT:
An apparatus for cancellation of sinusoidal varying phase jitter in a data modem is implemented in firmware using microprocessor technology. An estimate of the frequency and phase of the phase jitter is computed in a first stage. Substantially independently, an estimate of the amplitude of the phase jitter is computed in another stage. These estimates are combined to form a composite estimate of the phase jitter which is utilized to cancel out the sinusoidal phase jitter in the demodulator. Digital phase locked loop technology (DPLL) is utilized to lock onto the phase jitter components. The capture range of the phase locked loop is dynamically altered during a training sequence to allow for capturing a wide range of jitter frequencies. During the training sequence the damping factor of the loop is gradually altered thereby substantially reducing the capture range and response time of the loop once jitter acquisition has occurred. This results in enhanced noise performance while still retaining the capability of locking to a wide range of jitter frequencies. Quantization of the error signal is utilized to compute estimates of the frequencies and phase of the jitter signal so that continuous updating occurs virtualy without regard for the amplitude or change in amplitude of the jitter signal.

REFERENCES:
patent: 3800228 (1974-03-01), Acker
patent: 4027250 (1977-05-01), Lang
patent: 4052557 (1977-10-01), Chiu et al.
patent: 4106102 (1978-08-01), Desblache
patent: 4143328 (1979-03-01), Kurita et al.
patent: 4213097 (1980-07-01), Chiu et al.
patent: 4416017 (1983-11-01), Jasper et al.
patent: 4433425 (1984-02-01), de Jaeger
patent: 4458355 (1984-07-01), Motley et al.
patent: 4475217 (1984-02-01), Hughes
patent: 4484152 (1984-11-01), Lee et al.
patent: 4504959 (1985-03-01), Heckenbach
patent: 4514855 (1985-04-01), Lang et al.
patent: 4530104 (1985-07-01), Kamerman
patent: 4532640 (1985-07-01), Bremer et al.
patent: 4606045 (1986-08-01), Miller
Cahn "Improving Frequency Acquisition of a Costas Loop", IEEE Transaction on Communication, vol. COM-25, No. 12, Dec. 1977, pp. 1453-1459.
"Improving Frequency Acquisition of a Costas Loop", vol. COM-25, No. 12, Dec. 1977.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for reduction of sinusoidal phase jitter in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for reduction of sinusoidal phase jitter in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reduction of sinusoidal phase jitter in will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1928402

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.