Network architecture for the programmable emulation of artificia

Details Network architecture for the programmable emulation of artificia Network architecture for the programmable emulation of artificia

1989-07-03

1993-10-12

MacDonald, Allen R.

G06F 1518

Patent

active

052533301

ABSTRACT:
A network architecture for the programmable emulation of large artificial neural networks ANN having digital operation employs a plurality L of neuron units of identical structure, each equipped with m neurons, the inputs (E) thereof being connected to network inputs (E.sub.N) multiplied or branching via individual input registers (REG.sub.E). The outputs (A) of the neuron units are connectable to network outputs (A.sub.N) at different points in time via individual multiplexers (MUX) and individual output registers (REG.sub.A) and the neuron units have individual auxiliary inputs via which signals can be supplied to them that represent weighting values (W) for weighting the appertaining neural connections and represent thresholds (0) for weighting input signals.

REFERENCES:
patent: 4044243 (1977-08-01), Cooper et al.
patent: 4944982 (1991-02-01), Duranton et al.
patent: 4974169 (1990-11-01), Engel
Lippmann, R. "An Introduction To Computing with Neural Nets", IEEE Assp Magazine, Apr. 1987, pp. 4-22.
Frazier, "Ariel: A Scalable Multiprocessor For The Simulation of Neural Networks", pp. 107-114.
Suzuki et al; "A Study of Regular Architectures For Digital Implementation of Neural Networks", ISCAS '89 pp. 82-85.
Treleaven, "VLSI Architectures for Neural Networks", IEEE Micro, Dec. 1989, pp. 8-27.
Duranton et al, "Learning on VLSI:A General Purpose Digital Neurochip", Phillips Journal of Research, vol. 45, No. 1 1990, pp. 1-17.
Theeten et al., "The Lneuro-Chip: A Digital VLSI With On-Chip Learning Mechanism", Innc 90 Int'l Neural Network Conf. 1990, pp. 593-596.
Goser et al., "VLSI Technologies for Artificial Neural Networks", IEEE Micro Dec. 1989, pp. 28-44.
Yasunaga et al., "A Wafer Scale Integration Neural Network Utilizing Completely Digital Circuits", Proc. IJCNN Int'l Joint Conf. on Neural Network 1989 V.Z pp. 213-217.
Ramacher et al., "Systolic Synthesis of Neural Networks", INNC 90 Int'l Neural Network Conference, pp. 572-576.
"Wege Zur Grobintegration--Diskrete Und Redundant Wafer Scale Integration", pp. 81-91. ITG-Fachberichte 98, Mar. 16-18, 1987.
Proceedings on the 1981 European Conference on Circuit Theory and Design "Hardware Implementation of Wave Digital Filters Using Programmable Digital Signal Processors", Aug. 1981, pp. 1052-1057.
Proceedings on the Workshop of Designing for Yield, "A Cost-Oriented Redundancy Model for Defect-Tolerant VLSE//WSI Systems", Jul. 1987, pp. 1-14.
Wafer Scale Integration, "A Self Testing WSI Matrix-Matrix Multiplier", 1988, pp. 51-61.

Affiliated with

Also associated with

Rating

Network architecture for the programmable emulation of artificia does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Network architecture for the programmable emulation of artificia, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network architecture for the programmable emulation of artificia will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1912302