Static information storage and retrieval – Addressing – Including particular address buffer or latch circuit...
Patent
1998-01-13
2000-02-15
Fears, Terrell W.
Static information storage and retrieval
Addressing
Including particular address buffer or latch circuit...
36518905, G11C 1300
Patent
active
060260483
ABSTRACT:
An internal address signal corresponding to data to be written into a memory cell is held in a latch circuit. The held internal address signal is selected by a multiplexer in the next writing operation and applied to a decoder. Write data is taken in and held by the latch circuit during the period in which data is not being read out from the memory cell array. A comparator compares the held internal address signal and an internal address signal for reading data. If a matching is found between them, the multiplexer outputs data from the latch circuit for external output. Accordingly, delay of a writing operation following a reading operation can be eliminated without increasing chip cost, package cost, and system cost, as a result high speed operation of cache memories is achieved and the speed performance of computers of various levels such as supercomputers, large size calculators, work stations and personal computers can be improved.
REFERENCES:
patent: 3810110 (1974-05-01), Kotok et al.
patent: 4509142 (1985-04-01), Childers
patent: 4712190 (1987-12-01), Guglielmi et al.
patent: 4760546 (1988-07-01), Ishida et al.
patent: 4882709 (1989-11-01), Wyland
patent: 5124589 (1992-06-01), Shiomi et al.
patent: 5311483 (1994-05-01), Takasugi
patent: 5363330 (1994-11-01), Kobayashi
patent: 5377341 (1994-12-01), Kaneko et al.
patent: 5404486 (1995-04-01), Frank et al.
patent: 5440717 (1995-08-01), Bosshart
IBM Prepares Synch SRAM Entries, Electric News, Jun. 6, 1994, p. 70.
Child, "RISC and Pentium drive demand for SRAMs that are fastest of the fast, " COMPUTER DESIGN, Mar. 28, 1994, pp. 47-48.
Fears Terrell W.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Synchronous random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous random access memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1911347