Multiplexed communication protocol between central and distribut

Details Multiplexed communication protocol between central and distribut Multiplexed communication protocol between central and distribut

1992-10-02

1996-05-14

Harvey, Jack B.

Boots, shoes, and leggings

364DIG1, 364230, 3642302, 3642315, 3642423, 3642426, 364240, 395856, 395733, G06F 1324

Patent

active

055176240

ABSTRACT:
A multiplexed communication protocol for broadcasting interrupt, DMA and other miscellaneous data across a bus from a central peripheral device to a plurality of distributed peripheral devices associated with each processor in a multiprocessor computer system. The multiplexed bus includes a data portion and a status portion, where the status portion indicates one of several different cycle types executed on the bus, and where each cycle type further indicates the data asserted on the data portion. The cycle types further include address and data read and write cycles to allow access of the registers in the distributed devices via the multiplexed bus. Thus, system interrupt, address, data, DMA, NMI and miscellaneous cycles are defined where a system interrupt cycle is continually executed on consecutive cycles until interrupted by a request to execute another cycle type. The cycle sequence is implemented to insert system interrupt cycles between the address and data cycles to prevent significant channel latency when system interrupts occur.

REFERENCES:
patent: 3665415 (1972-05-01), Beard et al.
patent: 4006466 (1977-02-01), Patterson et al.
patent: 4218739 (1980-08-01), Negi et al.
patent: 4261034 (1981-04-01), Saccomano et al.
patent: 4271468 (1981-06-01), Christensen et al.
patent: 4429360 (1984-01-01), Hoffman et al.
patent: 4504903 (1985-03-01), Dickman
patent: 4523277 (1985-06-01), Schnathorst
patent: 4626985 (1986-12-01), Briggs
patent: 4638432 (1987-01-01), Niblock et al.
patent: 4648029 (1987-03-01), Cooper et al.
patent: 4665481 (1987-05-01), Stonier et al.
patent: 4719565 (1988-01-01), Moller
patent: 4719622 (1988-06-01), Whipple et al.
patent: 4750168 (1988-06-01), Trevitt
patent: 4769768 (1988-09-01), Bomba et al.
patent: 4870704 (1989-09-01), Matelan et al.
patent: 4979100 (1990-12-01), Makris et al.
patent: 5043882 (1991-08-01), Ikeno
patent: 5072365 (1991-12-01), Burgess et al.
patent: 5125093 (1992-06-01), McFarland
patent: 5148544 (1992-09-01), Cutler et al.
patent: 5161228 (1992-11-01), Yasui et al.
patent: 5185877 (1993-02-01), Bissett et al.
patent: 5218703 (1993-06-01), Fleck et al.
M. Polczynski, Multiple .mu.P Control System Raises Throughout Without Bus Conflicts, Electronic Design, vol. 30, No. 1, Jan. 1982, pp. 281-285.
Intel Peripherals Databook, 1990, pp. 1-207 - 1-290.

Affiliated with

Also associated with

Rating

Multiplexed communication protocol between central and distribut does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplexed communication protocol between central and distribut, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplexed communication protocol between central and distribut will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1904035