Boots – shoes – and leggings
Patent
1988-11-01
1990-07-03
Harkcom, Gary V.
Boots, shoes, and leggings
G06F 752
Patent
active
049396870
ABSTRACT:
A cell module which is particularly employable in bit-serial silicon compilation methods permits the fabrication and layout of bit-serial multipliers having variable word sizes. In particular, the cell module permits the fabrication of a bit-serial multiplier which is capable of a number of different functions including the production of high-order (major) and low-order (minor) output product bit streams which may be selected from so as to provide output results in a variety of different formats associated with binary fractional multiplication.
REFERENCES:
patent: 3610907 (1971-10-01), Taylor
patent: 3959639 (1976-05-01), Koethmann
patent: 4811269 (1989-03-01), Hirose et al.
patent: 4839847 (1989-06-01), Laprade
Chen, I-Ngo and Robert Willoner, "An 0(n) Parallel Multiplier with Bit-Sequential Input and Output", IEEE Transactions on Computers, vol. c-28, No. 10, Oct. 1979 pp. 721 to 727.
Cheng, Edmund K., and Carver A. Mead, "A Two's Complement Pipeline Multiplier", IEEE International Conference on Acoustics, Speech, and Signal Processing, Conference Record, pp. 647 to 650 (1976).
Denyer, Peter, and David Renshaw, VLSI Signal Processing, A Bit-Serial Approach, Addison-Wesley (1985).
Jackson, Leland B., James F. Kaiser and Henry S. McDonald, "An Approach to the Implementation of Digital Filters", IEEE Transactions on Audio and Electroacoustics, vol. AU-16, No. 3, Sep. 1968, pp. 413 to 421.
Jain, Rejeev, Francky Catthoor, Jan Vanhoof, Bart J. S. DeLoore, Gert Goossens, Nelson F. Goncalvez, Luc J. M. Claesen, Johan K. J. Van Ginderdeuren, Joos Vandewalle, and Hugo J. De Man, "Custom Design in a VLSI PCM-FDM Transmultiplexer from System Specifications to Circuit Layout Using a Computer-Aided Design System", IEEE Journal of Solid State Circuits, vol. SC-21, No. 1, Feb. 1986, pp. 73 to 85.
Jasica, Jeffrey R., Sharbel Noujaim, Richard Hartley, and Michael J. Hartman, "A Bit-Serial Silicon Compiler", Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 91 to 93 (1985).
Lyon, R. F. "Two's Complement Pipeline Multipliers", IEEE Transactions on Communications, vol COM-12, pp. 418 to 425 (Apr. 1976).
Scanlon, Joseph T., and W. Kent Fuchs, "High Performance Bit-Serial Multiplication", Proceedings of the IEEE International Conference on Computer Design, pp. 114 to 117 (1986).
Strader, Noel R., and V. Thomas Rhyne, "A Canonical Bit-Sequential Multiplier", IEEE Transactions on Computers, vol. c-31, No. 8, Aug. 1982, pp. 791 to 795.
Yassa, Fathy F., Jeffrey R. Jasica, Richard I. Hartley, and Sharbel E. Noujaim, "A Silicon Compiler for Digital Signal Processing: Methodology, Implementation and Applications", Proceedings of the IEEE, Special Issue on Hardware and Software for Digital Signal Processing, (1986).
Rhyne, T. and Strader, N. R., "A Signed Bit-Sequential Multiplier", IEEE Transactions on Computers, vol. c-35, No. 10, Oct., 1986, pp. 896-901.
Gnanasekaran, R., "On a Bit-Serial Input and Bit-Serial Output Multiplier", IEEE Transactions on Computers, vol. C-32, No. 9, Sep., 1983, pp. 878-880.
Sips, H. J., "Comments on `An 0(n) Parallel Multiplier with Bit-Sequential Input and Output`", IEEE Transactions on Computers, vol. C-31, No. 4, Apr., 1982, pp. 325-327.
Hartley Richard I.
Noujaim Sharbel E.
Davis Jr. James C.
General Electric Company
Harkcom Gary V.
Limberg Allen L.
Nguyen Long T.
LandOfFree
Serial-parallel multipliers using serial as well as parallel add does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial-parallel multipliers using serial as well as parallel add, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial-parallel multipliers using serial as well as parallel add will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1895899